Browse > Article

A Design of an Automatic Current Correcting Charge-Pump using Replica Charge Pump with Current Mismatch Detection  

Kim, Seong-Geun (Department of Electronic Engineering, Konkuk University)
Kim, Young-Shin (Department of Electronic Engineering, Konkuk University)
Pu, Young-Gun (Department of Electronic Engineering, Konkuk University)
Park, Joon-Sung (Department of Electronic Engineering, Konkuk University)
Hur, Jeong (Department of Electronic Engineering, Konkuk University)
Lee, Kang-Yoon (Department of Electronic Engineering, Konkuk University)
Publication Information
Abstract
This paper presents a charge pump architecture for correcting the current mismatch due to the PVT variation. In general, the current mismatch of the charge pump should be minimized to improve the phase noise and spur performance of the PLL. In order to correct the current mismatch of the charge pump, the current difference is detected by the replica charge pump and fed back into the main charge pump. This scheme is very simple and guarantees the high accuracy compared with the prior works. Also, it shows a good dynamic performance because the mismatch is corrected continuously. It is implemented in 0.13um CMOS process and the die area is $100{\mu}m\;{\times}\;160{\mu}m$. The voltage swing is from 0.2V to 1V at supply voltage of 1.2V. The charging and discharging currents are $100{\mu}A$, respectively and the current mismatch due to the PVT variation is less than 1%.
Keywords
charge-pump; automatic correction; current mismatch; PLL; replica charge pump;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Hyungki Huh; Yido Koo; Kang-Yoon Lee; Yeonkyeong Ok; Sungho Lee; Daehyun Kwon; Jeongwoo Lee; Joonbae Park; Kyeongho Lee; Deog-Kyoon Jeong; Kim, W.; "Comparison frequency doubling and Charge Pump matching techniques for dual-band ${\Delta}{\Sigma}$ fractional-N frequency synthesizer" ; Solid-State Circuits, IEEE Journal of Volume 40, Issue 11, Pp. 2228-2236, Nov. 2005   DOI
2 Gierkink, S.L.J.; "Low-Spur, Low-Phase-Noise Clock Multiplier Based on a Combination of PLL and Recirculating DLL With Dual-Pulse Ring Oscillator and Self-Correcting Charge Pump" ; Solid-State Circuits, IEEE Journal of Volume 43, Issue 12, pp. 2967 -2976 , Dec. 2008.   DOI
3 Yao-Hong Liu; Ching-Lung Ti; Tsung-Hsien Lin; "Dynamic Current-Matching Charge Pump and Gated-Offset Linearization Technique for Delta-Sigma Fractional-N PLLs" ; Circuits and Systems I: Regular Papers, IEEE Transactions on Volume 56, Issue 5, pp. 877 -885 , May 2009.
4 Rhee, W.: "Design of high-performance CMOS Charge-pump in phase-locked loops" ; Proc. ISCAS, Orlando, FL, USA, vol. 2 pp. 542-548 , Jul. 1999.
5 Mekky, R.H.; Dessouky, M.; "Design of a low-mismatch gain-boosting Charge Pump for phase-locked loops" Microelectronics, 2007. ICM 2007. Internatonal Conference on, 29-31 pp. 321 -324, Dec. 2007.
6 부영건, 고동현, 김상우, 박준성, 이강윤 ; "넓은 출력 전압 범위를 갖는 위상동기루프를 위한 저전압 Charge Pump 회로 설계" ; 전자공학회 논문지 제 45 권 SD편 제 8호, pp. 44-47, August 2008.
7 Gardner, F.; "Charge-Pump phase-lock loops", IEEE Trans. Commun., pp. 1849-1858, Dec. 1980.
8 Yuan Sun; Liter Siek; Pengyu Song;,"Design of a High Performance Charge Pump Circuit for Low Voltage Phase-locked Loops", Integrated Circuits, 2007. ISIC '07. International Symposium on,26-28, pp. 271 – 274, Sep. 2007.