Browse > Article

A Calibration-Free 14b 70MS/s 0.13um CMOS Pipeline A/D Converter with High-Matching 3-D Symmetric Capacitors  

Moon, Kyoung-Jun (Dept. of Electronic Engineering, Sogang University)
Lee, Kyung-Hoon (Dept. of Electronic Engineering, Sogang University)
Lee, Seung-Hoon (Dept. of Electronic Engineering, Sogang University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.43, no.12, 2006 , pp. 55-64 More about this Journal
Abstract
This work proposes a calibration-free 14b 70MS/s 0.13um CMOS ADC for high-performance integrated systems such as WLAN and high-definition video systems simultaneously requiring high resolution, low power, and small size at high speed. The proposed ADC employs signal insensitive 3-D fully symmetric layout techniques in two MDACs for high matching accuracy without any calibration. A three-stage pipeline architecture minimizes power consumption and chip area at the target resolution and sampling rate. The input SHA with a controlled trans-conductance ratio of two amplifier stages simultaneously achieves high gain and high phase margin with gate-bootstrapped sampling switches for 14b input accuracy at the Nyquist frequency. A back-end sub-ranging flash ADC with open-loop offset cancellation and interpolation achieves 6b accuracy at 70MS/s. Low-noise current and voltage references are employed on chip with optional off-chip reference voltages. The prototype ADC implemented in a 0.13um CMOS is based on a 0.35um minimum channel length for 2.5V applications. The measured DNL and INL are within 0.65LSB and l.80LSB, respectively. The prototype ADC shows maximum SNDR and SFDR of 66dB and 81dB and a power consumption of 235mW at 70MS/s. The active die area is $3.3mm^2$.
Keywords
calibration free; high resolution; low power; pipeline; ADC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 H. Van der Ploeg, M. Vertregt, and M. Lammers, 'A 15-bit 30 MS/s 145 mW three-step ADC for imaging applications,' in Proc. Eur. Solid-State Circuits Conf., Sept. 2005, pp. 161-164   DOI
2 E. Siragusa and I. Galton, 'A digitally enhanced 1.8V 15b 40MS/s CMOS pipelined ADC,' in ISSCC Dig. Tech, Papers, Feb. 2004, pp. 452-453   DOI
3 H. C. Liu, Z. M. Lee, and J. T. Wu, 'A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration,' IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1047-1056, May 2005   DOI   ScienceOn
4 S. Hisano and S. E. Sapp, 'A 16-bit, 20MSPS CMOS pipeline ADC with direct INL detection algorithm,' in Proc. CICC, Sept 2003, pp. 417-420   DOI
5 A. M. Abo and P. R. Gray, 'A 1.5-V, 10-bit, 14.3-MS/s CMOS pipelined analog-to-digital converter,' IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999   DOI   ScienceOn
6 H. C. Choi, S. B. You, H. Y. Lee, H. J. Park, and J. W. Kim, 'A calibration-free 3V 16b 500kS/s 6mW 0.5mm2 ADC with 0.13um CMOS,' in Symp. VLSI Circuits Dig. Tech. Papers, June 2004, pp. 76-77
7 S. M. Yoo, T. H. Oh, J. W. Moon, S. H. Lee, and U. K. Moon, 'A 2.5 V 10 b 120 MSample/s CMOS pipelined ADC with high SFDR,' in Proc. CICC, May 2002, pp. 441-444   DOI
8 Y. J. Cho and S. H Lee, 'An 11b 70-MHz 1.2-mm2 49-mW 0.18-um CMOS ADC with on-chip current/voltage references,' IEEE Trans. Circuits Syst I, vol. 52, no. 10, pp. 1989-1995, Oct, 2005   DOI   ScienceOn
9 Y. Chiu, P. R Gray, and B. Nikolic, 'A 14-b 12-MS/s CMOS pipelined ADC with over 100-dB SFDR,' IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2139-2151, Dec. 2004   DOI   ScienceOn
10 H. S. Chen, K. Bacrania, and B. S. Song, 'A 14b 20MSample/s CMOS pipelined ADC,' in ISSCC Dig. Toch.· Papers, Feb. 2000, pp. 46-47   DOI
11 S. T. Ryu, S. Ray, B. S. Song, G. H Cho, and K. Bacrania, 'A 14b-linear capacitor self-trimming pipelined ADC,' in ISSCC Dig. Toch. Papers, Feb. 2004, pp. 464-465   DOI
12 D. Kelly, W. Yang, I. Mehr, M Sayuk, and L. Singer, 'A 3V 340 mW 14b 75MSPS ADC with 85dB SFDR at Nyquist,' in ISSCC Dig. Tech Papers, Feb. 2001, pp. 134-135   DOI
13 S. Y. Chuang and T. L. Sculley, 'A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter,' IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 674-683, June 2002   DOI   ScienceOn
14 J. Biornsen, O. Moldsvor, T. Sather, and T. ytterdal, 'A 220mW 14b 40MSPS gain calibrated pipelined ADC,' in Proc. Eur. Solid-State Circuits Conf., Sept. 2005, pp. 165-168   DOI
15 J. Guilherme, P. Figueiredo, P. Azevedo, G. Minderico, A Leal, J. Vital, and J. Franca, 'A pipeline 15-b 10-Msample/s analog-to-digital converter for ADSL applications,' in IEEE International Symposiurn on Circuits and Systems, May 2001, pp. 396-399   DOI
16 H. C. Liu, Z. M. Lee, and J. T. Wu, 'A 15b 20MS/s CMOS pipelined ADC with digital background calibration,' in ISSCC Dig. Tech Papers, Feb. 2004, pp. 454-455   DOI
17 Y. Chiu, P. R. Gray, and B. Nikolic, 'A 1.8V 14b 10MS/s pipelined ADC in 0.18um CMOS with 99dB SFDR,' in ISSCC Dig. Toch. Papers, Feb. 2004, pp. 458-459   DOI
18 L. A Singer and T. L. Brooks, 'A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter,' in Symp. VLSI Circuits Dig. Tech Papers, June 1996, pp. 94-95   DOI
19 S. B. You, K. W. Lee, H. C. Choi, H. J. Park, J. W. Kim, and P. Chung, 'A 3.3V 14-bit 10MSPS calibration-free CMOS pipelined A/D converter,' in IEEE International Symposium on Circuits and Systems, May 2000, pp. 435-438   DOI