• 제목/요약/키워드: Parallel interface

검색결과 439건 처리시간 0.025초

병렬기구형 CNC 공작기계의 개발 (Development of a Parallel-Typed CNC Machine)

  • 이민기;최병오;김태성;박근우
    • 대한기계학회:학술대회논문집
    • /
    • 대한기계학회 2000년도 추계학술대회논문집A
    • /
    • pp.535-540
    • /
    • 2000
  • This paper presents the development of a Parallel-Typed CNC Machining Tool. It is specially designed to machine a complex shaped workpiece by controlling the orientation of the tool. The inverse/direct kinematics of a parallel mechanism is derived and implemented in a PC based controller. With graphics icons, the GUI (Graphic User Interface) program is developed for the CNC programing. The calibration is accomplished by geometric constraint motion, which is a parallel motion of the platform with respect to a table. The calibration result is introduced and the future study is proposed.

  • PDF

전-후 처리 과정을 포함한 거대 구조물의 유한요소 해석을 위한 효율적 데이터 구조 (Efficient Data Management for Finite Element Analysis with Pre-Post Processing of Large Structures)

  • 박시형;박진우;윤태호;김승조
    • 한국전산구조공학회:학술대회논문집
    • /
    • 한국전산구조공학회 2004년도 봄 학술발표회 논문집
    • /
    • pp.389-395
    • /
    • 2004
  • We consider the interface between the parallel distributed memory multifrontal solver and the finite element method. We give in detail the requirement and the data structure of parallel FEM interface which includes the element data and the node array. The full procedures of solving a large scale structural problem are assumed to have pre-post processors, of which algorithm is not considered in this paper. The main advantage of implementing the parallel FEM interface is shown up in the case that we use a distributed memory system with a large number of processors to solve a very large scale problem. The memory efficiency and the performance effect are examined by analyzing some examples on the Pegasus cluster system.

  • PDF

Inter-Pin Skew Compensation Scheme for 3.2-Gb/s/pin Parallel Interface

  • Lee, Jang-Woo;Kim, Hong-Jung;Nam, Young-Jin;Yoo, Chang-Sik
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제10권1호
    • /
    • pp.45-48
    • /
    • 2010
  • An inter-pin skew compensation scheme is proposed, which minimizes the inter-pin skew of parallel interface induced by unequal trace length and loading of printed circuit board (PCB). The proposed scheme measures the inter-pin skew and compensates during power-up with simple hardware. The proposed scheme is applied to 3.2-Gb/s/pin DDR4 SDRAM and implemented in a 0.18 m CMOS process. The inter-pin skew is compensated in 324-cycles of 400-MHz clock and the skew is compensated to be less than 24-ps.

IEEE 1284 동작 모드를 사용하는 웹 기반 병렬 I/O 제어 장치의 설계 (Design of Web Based Parallel I/O Control System Using IEEE 1284 Operating Modes)

  • 장호성
    • 한국산학기술학회논문지
    • /
    • 제11권3호
    • /
    • pp.991-996
    • /
    • 2010
  • 본 논문에서는 IEEE 1284 동작 모드를 사용하는 병렬 I/O 제어 시스템을 제안하고 인터넷 환경하에서 원격제어 통신을 실현하였다. IEEE 1284 표준은 다수의 특정한 동작 모드와 호환성이 있는 인터페이스를 정의하며 PC의 병렬 포트에 대해 보다 개선된 성능을 제공한다. 병렬 포트 장치는 Device/ID 식별 절차를 갖는 병렬 포트에 대해 PnP 기능을 제공하게 되는 새로운 운영체제 때문에 시스템 구성과 인터페이스 절차가 간단하게 된다. 이러한 성능 증대로 병렬 I/O 포트는 더욱 저가격, 실용이 간편한 I/O 포트로 가능하게 된다.

A Serial Input/Output Circuit with 8 bit and 16 bit Selection Modes

  • Yang, Yil-Suk;Kim, Jong-Dae;Roh, Tae-Moon;Lee, Dae-Woo;Koo, Jin-Gun;Kim, Sang-Gi;Park, Il-Yong;Yu, Byoung-Gon
    • ETRI Journal
    • /
    • 제24권6호
    • /
    • pp.462-464
    • /
    • 2002
  • This paper presents a serial interface circuit that permits selection of the amount of data converted from serial-to-parallel and parallel-to-serial and overcomes the disadvantages of the conventional serial input/output interface. Based on the selected data length operating mode, 8 bit or 16 bit serial-to-parallel and 8 bit or 16 bit parallel-to-serial conversion takes place in data blocks of the selected data length.

  • PDF

병렬 미세관에서의 기포성장 및 역류현상에 관한 수치적 연구 (Numerical Study of Bubble Growth and Reversible Flow in Parallel Microchannels)

  • 이우림;손기헌
    • 대한기계학회논문집B
    • /
    • 제32권2호
    • /
    • pp.125-132
    • /
    • 2008
  • The bubble dynamics and heat transfer associated with nucleate boiling in parallel microchannels is studied numerically by solving the equations governing conservation of mass, momentum and energy in the liquid and vapor phases. The liquid-vapor interface is tracked by a level set method which is modified to include the effects of phase change at the interface and contact angle at the wall. Also, the reversible flow observed during flow boiling in parallel microchannels has been investigated. Based on the numerical results, the effects of contact angle, wall superheat and the number of channels on the bubble growth and reversible flow are quantified.

정익-동익 상호작용의 병렬처리해석 (Analysis of Stator-Rotor Interactions by using Parallel Computer)

  • 이장준;최준민;이동호
    • 한국전산유체공학회:학술대회논문집
    • /
    • 한국전산유체공학회 2004년도 추계 학술대회논문집
    • /
    • pp.111-114
    • /
    • 2004
  • CFD code that simulates stator-rotor interactions is developed applying parallel computing method. Modified Multi-Block Grid System which enhances perpendicularity in grid and is appropriate in parallel processing is introduced and Patched Algorithm is applied in sliding interface which is caused by movement of rotor. The experimental model in the turbo-machine is composed of 11 stators and 14 rotors. Analyses on two test cases which are one stator - one rotor model and three stators - four rotors model are performed. The results of the two cases have been compared with the experimental test data.

  • PDF

Initial Design Domain Reset Method for Genetic Algorithm with Parallel Processing

  • Lim, O-Kaung;Hong, Keum-Shik;Lee, Hyuk-Soo;Park, Eun-Ho
    • Journal of Mechanical Science and Technology
    • /
    • 제18권7호
    • /
    • pp.1121-1130
    • /
    • 2004
  • The Genetic Algorithm (GA), an optimization technique based on the theory of natural selection, has proven to be a relatively robust means of searching for global optimum. It converges to the global optimum point without auxiliary information such as differentiation of function. In the case of a complex problem, the GA involves a large population number and requires a lot of computing time. To improve the process, this research used parallel processing with several personal computers. Parallel process technique is classified into two methods according to subpopulation's size and number. One is the fine-grained method (FGM), and the other is the coarse-grained method (CGM). This study selected the CGM as a parallel process technique because the load is equally divided among several computers. The given design domain should be reduced according to the degree of feasibility, because mechanical system problems have constraints. The reduced domain is used as an initial design domain. It is consistent with the feasible domain and the infeasible domain around feasible domain boundary. This parallel process used the Message Passing Interface library.

VB5.2 인터페이스의 연결 제어를 위한 순차형 및 병렬형 연동 방식의 성능 분석 (Performance Analysis of Sequential and Parallel Interworking Model for Connection Control of VB5.2 Interface)

  • 김춘희;차영욱;한기준
    • 한국정보처리학회논문지
    • /
    • 제7권9호
    • /
    • pp.2948-2957
    • /
    • 2000
  • B-ISDN 환경에서 액세스 망은 다양한 유형의 가입자들을 서비스 노드로 집선하는 기능을 수행한다. 종단간 ATM 연결의 설정을 위하여 엑세스 망의 연결 제어 프로토콜과 신호 프로토콜간의 연동 기능이 필요하다. 이러한 연동 기능은 연동 방식에 따라 순차형 연동방식과 병렬형 연동 방식이 있다. 순차형 방식에서는 각 프로토콜의 연동이 순차적인 방식으로 진행되며, 병렬형 방식은 광대역 액세스 망의 도입으로 인한 연결 설정 지연을 최소화하기 위하여 각 프로토콜의 연동 절차가 병렬형으로 진행된다. 본 논문에서는 CBR과 VBR 전달 능력을 요구하는 호들이 혼합되어 입력될 때, 큐잉 모델 분석 및 시뮬레이션을 통하여 연결 설정 지연 및 완료비에 대한 두 방식의 비교 및 분석을 수행하였다. 큐잉 모델을 분석 및 시뮬레이션 결과 병렬형 연동 방식과 순차형 연동 방식의 연결 설정 완료비는 거의 동일하며, 연결 설정 지연 면에서 병렬형 연동 방식이 순차형 방식에 비해 약 33% 향상되었다.

  • PDF

Application of a Parallel Asynchronous Algorithm to Some Grid Problems on Workstation Clusters

  • Park, Pil-Seong
    • Ocean and Polar Research
    • /
    • 제23권2호
    • /
    • pp.173-179
    • /
    • 2001
  • Parallel supercomputing is now a must for oceanographic numerical modelers. Most of today's parallel numerical schemes use synchronous algorithms, where some processors that have finished their tasks earlier than others must wait at synchronization points for correct computation. Hence, the load balancing is a crucial factor, however, it is, in general, difficult to achieve on heterogeneous workstation clusters. We devise an asynchronous algorithm that reduces the idle times of faster processors, and discuss application of the algorithm to some grid problems and implementation on a workstation cluster using Message Passing Interface (MPI).

  • PDF