Inter-Pin Skew Compensation Scheme for 3.2-Gb/s/pin Parallel Interface |
Lee, Jang-Woo
(Division of Electrical & Computer Engineering, Hanyang University)
Kim, Hong-Jung (Division of Electrical & Computer Engineering, Hanyang University) Nam, Young-Jin (Division of Electrical & Computer Engineering, Hanyang University) Yoo, Chang-Sik (Division of Electrical & Computer Engineering, Hanyang University) |
1 | Sung HoWang, Jeongpyo Kim, Joonsuk Lee, Hyoung Sik Nam, Young Gon Kim, Jae Hoon Shim, Hyung Ki Ahn, Seok Kang, Bong Hwa Jeong, Jin Hong Ahn, and Beomsup Kim, “A 500-Mb/s Quadruple Data Rate SDRAM Interface Using a Skew Cancellation Technique,” IEEE J. Solid-State Circuits, Vol.36, No.4, April 2001. DOI ScienceOn |
2 | E. Yeung and M. Horowitz, “A 2.4 Gb/s/pin Simultaneous Bidirectional Parallel Link with Per-Pin Skew Compensation,” IEEE J. Solid-State Circuits, Vol.35, No.11, November 2000. DOI ScienceOn |
3 | http://www.rambus.com/us/patents/innovations/detail/flexphase_timing.html |
4 | T. Sato, Y. Nishio, T. Sugano, and Y. Nakagome, “A 5-GByte/s Data-Transfer Scheme with Bit-to-Bit Skew Control for Synchronous DRAM,” IEEE J. Solid-State Circuits, Vol.34, No.5, May 1999. DOI ScienceOn |
5 | Guang-Kaai Dehng, June-Ming Hsu, Ching-Yuan Yang, and Shen-Iuan Liu, “Clock-Deskew Buffer Using a SAR-Controlled Delay Locked Loop,” IEEE J. Solid-State Circuits, Vol.35, No.8, August 2000. DOI ScienceOn |