• Journal of Communications and Networks
• /
• 제9권3호
• /
• pp.330-341
• /
• 2007

This work analyzes the performance of the parallel packet switch (PPS) with a sliding window (SW) method. The PPS involves numerous packet switches that operate independently and in parallel. The conventional PPS dispatch algorithm adopts a round robin (RR) method. The class of PPS is characterized by deployment of parallel low-speed switches whose all memory buffers run more slowly than the external line rate. In this work, a novel SW packet switching method for PPS, called SW-PPS, is proposed. The SW-PPS employs memory space more effectively than the existing PPS using RR algorithm. Under identical Bernoulli and bursty data traffic, the SW-PPS provided significantly improved performance when compared to PPS with RR method. Moreover, this investigation presents a novel mathematical analytical model to evaluate the performance of the PPS using RR and SW method. Under various operating conditions, our proposed model and analysis successfully exhibit these performance characteristics including throughput, cell delay, and cell drop rate.

• 한국컴퓨터정보학회논문지
• /
• 제11권4호
• /
• pp.119-125
• /
• 2006

네트워크를 통하여 서로 연결된 컴퓨팅 자원들의 집합을 분산 시스템이라고 정의할 수 있다. 최적화 문제 영역에서 가장 중요한 해결 기법 중에 하나인 병렬 유전자 알고리즘은 분산 시스템을 기반으로 하고 있다. 인터넷과 이동 컴퓨팅과 같은 동적 네트워크 환경 하에서 네트워크의 상태는 가변적으로 변할 수 있어 기존의 병렬 유전자 알고리즘을 분산 시스템에서 최적화 문제를 해결하기 위하여 그대로 사용하기에는 비효율적이다. 본 논문에서는 동적 네트워크 환경 하에서 분산 에이전트를 사용하여 병렬 유전자 알고리즘을 효율적으로 사용할 수 있는 기법을 제시한다.

• 한국멀티미디어학회논문지
• /
• 제21권11호
• /
• pp.1254-1262
• /
• 2018

Many parallel lines may be shown in our real life and they are useful for analyzing structure of objects or buildings. In this paper, a vision based technique for estimating three-dimensional direction of parallel lines is suggested, which uses a calibrated camera and is applicable to an image being captured from the camera. Correctness of the technique is theoretically described and discussed in this paper. The technique is well applicable to measurement of orientation of a pallet in a warehouse, because a pair of parallel lines is well detected in the front plane of the pallet. Thereby the technique enables a forklift with a well-calibrated camera to engage the pallet automatically. Such a forklift in a warehouse can engage a pallet on a storing rack as well as one on the ground. Usefulness of the suggested technique for other applications is also discussed. We conducted an experiment of measuring a real commercial pallet with various orientation and distance and found for the technique to work correctly and accurately.

• 설비공학논문집
• /
• 제10권2호
• /
• pp.202-216
• /
• 1998

A computer simulation for the performance analysis of automobile air conditioning components is carried out for the various operating conditions. The automobile air conditioning system consists of laminated type evaporator, swash plate type compressor, parallel flow type condenser, externally equalized thermostatic expansion valve and receiver drier. The overall heat transfer coefficient and the pressure drop in laminated type evaporator were obtained through experiments. In parallel flow type condenser, the performance analysis computer program using the empirical equation for heat transfer coefficient has been developed and the results are compared with experimental results. A model for matching the performance analysis programs of respective components .of automobile air conditioning system is introduced. Further, the effects of varying condenser size and refrigerant charge on the performance of automobile air conditioning system are discussed clearly.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제14권3호
• /
• pp.345-355
• /
• 2014

Today's System-on-a-Chip (SoC) is designed with reusable IP cores to meet short time-to-market requirements. However, the increasing cost of testing becomes a big burden in manufacturing a highly integrated SoC. In this paper, an efficient parallel scan test technique is introduced to minimize the test application time. Multiple scan enable signals are adopted to implement scan architecture to achieve optimal test application time for the test patterns scheduled for concurrent scan test. Experimental results show that testing times are considerably reduced with little area overhead.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2004년도 ICEIC The International Conference on Electronics Informations and Communications
• /
• pp.152-154
• /
• 2004

In 2004, Ku-Chen proposed an improvement to Chien et al.'s scheme to prevent from some weaknesses. Lee et al. also proposed an improvement to Chien et al.'s scheme to prevent from parallel session attack. This paper, however, will demonstrate that Ku-Chen's scheme is still vulnerable to the parallel session attack and Lee et al.'s scheme is also vulnerable to masquerading server attack.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2000년도 ITC-CSCC -1
• /
• pp.333-336
• /
• 2000

We discuss the direct methods (Gauss-Jordan and Gaussian eliminations) to solve linear systems on distributed memory parallel computers. It will be shown that the so-called row-cyclic storage gives rise to the best performance among the standard three (row-cyclic, column-cyclic and cyclic-cyclic) data storages. We also show that Gauss-Jordan elimination, rather than Gaussian elimination, is highly efficient for the direct solution of linear systems in parallel processing, though Gauss-Jordan elimination requires a larger number of arithmetic operations than Gaussian elimination. Numerical experiment is performed on HITACHI SR12201 with the standard libraries MPI and BLAS.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제10권1호
• /
• pp.45-48
• /
• 2010

An inter-pin skew compensation scheme is proposed, which minimizes the inter-pin skew of parallel interface induced by unequal trace length and loading of printed circuit board (PCB). The proposed scheme measures the inter-pin skew and compensates during power-up with simple hardware. The proposed scheme is applied to 3.2-Gb/s/pin DDR4 SDRAM and implemented in a 0.18 m CMOS process. The inter-pin skew is compensated in 324-cycles of 400-MHz clock and the skew is compensated to be less than 24-ps.

• Journal of Electrical Engineering and Technology
• /
• 제13권1호
• /
• pp.280-286
• /
• 2018

A sensorless active damping scheme for LCL filters in grid-connected parallel inverters for battery energy storage systems is proposed. This damping method is superior to the conventional notch filter and virtual damping methods with respect to robustness against the variation of the resonance of the filter and unnecessary additional current sensors. The theoretical analysis of the proposed damping method is explained in detail, along with the characteristic comparison to the conventional active damping methods. The performance verification of the proposed sensorless active damping method shows that its performance is comparable to that of the conventional virtual damping method, even without additional current sensors. Finally, simulation and experimental results are provided to examine the overall characteristics of the proposed method.

• Journal of Information Display
• /
• 제2권2호
• /
• pp.1-6
• /
• 2001

A $1"{\times}l"$, $512{\times}512$ poly-Si TFT-LCD with a new integrated 8-bit parallel-serial digital data driver was proposed and designed. For high resolution, the proposed parallel-serial digital driver used serial video data rather than parallel ones. Thus, digital circuits for driving one column line could be integrated within very small width. The parallel-serial digital data driver comprised of shift registers, latches, and serial digital-to-analog converters (DAC's). We designed a $1"{\times}l"$, $512{\times}512$ poly-Si TFT-LCD with integrated 8-bit parallel-serial digital data drivers by a circuit simulator which has physical-based analytical model of poly-Si TFT's. The fabricated shift register well operated at 2 MHz and $V_{DD}$=10V and the fabricated poly-Si TFT serial DAC's, which converts serial digital data to an analog signal, could convert one bit within $2.8{\mu}s$. The driver circuits for one data line occupied $8100{\times}50{\mu}m^2$ with $4{\mu}m$ design rule.