• 제목/요약/키워드: Non volatile memory device

검색결과 91건 처리시간 0.032초

저전압 플래시메모리를 위한 SONOS 비휘발성 반도체기억소자에 관한 연구 (A Study on SONOS Non-volatile Semiconductor Memory Devices for a Low Voltage Flash Memory)

  • 김병철;탁한호
    • 한국정보통신학회논문지
    • /
    • 제7권2호
    • /
    • pp.269-275
    • /
    • 2003
  • 저전압 프로그래밍이 가능한 플래시메모리를 실현하기 위하여 0.35$\mu\textrm{m}$ CMOS 공정 기술을 이용하여 터널링산화막, 질화막 그리고 블로킹산화막의 두께가 각각 2.4nm, 4.0nm, 2.5nm인 SONOS 트랜지스터를 제작하였으며, SONOS 메모리 셀의 면적은 1.32$\mu$$m^2$이었다. 질화막의 두께를 스케일링한 결과, 10V의 동작 전압에서 소거상태로부터 프로그램상태로, 반대로 프로그램상태에서 소거상태로 스위칭 하는데 50ms의 시간이 필요하였으며, 최대 메모리윈도우는 1.76V이었다. 그리고 질화막의 두께를 스케일링함에도 불구하고 10년 후에도 0.5V의 메모리 윈도우를 유지하였으며, 105회 이상의 프로그램/소거 반복동작이 가능함을 확인하였다. 마지막으로 부유게이트 소자에서 심각하게 발생하고있는 과도소거현상이 SONOS 소자에서는 나타나지 않았다.

Electrical Characteristics of Staggered Capacitor ($Si_3N_4$ / HfAlO) for High Performance of Non-volatile Memory

  • 이세원;조원주
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2010년도 하계학술대회 논문집
    • /
    • pp.358-358
    • /
    • 2010
  • To improve the programming/erasing speed and leakage current of multiple dielectric stack tunnel barrier engineering (TBE) Non-volatile memory, We propose a new concept called staggered structure of TBE memory. In this study, We fabricated staggered structure capacitor on $Si_3N_4$ stacked HfAlO and measured C-V curve that can observe tunneling characteristic of this device as various annealing temperature compared with that of single layer $SiO_2$ capacitor.

  • PDF

ONO Ruptures Caused by ONO Implantation in a SONOS Non-Volatile Memory Device

  • Kim, Sang-Yong;Kim, Il-Soo
    • Transactions on Electrical and Electronic Materials
    • /
    • 제12권1호
    • /
    • pp.16-19
    • /
    • 2011
  • The oxide-nitride-oxide (ONO) deposition process was added to the beginning of a 0.25 ${\mu}m$ embedded polysiliconoxide-nitride-oxide-silicon (SONOS) process before all of the logic well implantation processes in order to maintain the characteristics of basic CMOS(complementary metal-oxide semiconductor) logic technology. The system subsequently suffered severe ONO rupture failure. The damage was caused by the ONO implantation and was responsible for the ONO rupture failure in the embedded SONOS process. Furthermore, based on the experimental results as well as an implanted ion's energy loss model, processes primarily producing permanent displacement damages responsible for the ONO rupture failure were investigated for the embedded SONOS process.

강유전체 PZT박막을 이용한 MFMIS소자의 모델링 및 특성에 관한 시뮬레이션 연구 (Computer Modeling and characteristics of MFMIS devices Using Ferroelectric PZT Thin Film)

  • 국상호;박지온;문병무
    • 한국전기전자재료학회논문지
    • /
    • 제13권3호
    • /
    • pp.200-205
    • /
    • 2000
  • This paper describes the structure modeling and operation characteristics of MFMIS(metal-ferroelectric-metal-insulator-semiconductor) device using the Tsuprem4 which is a semiconductor device tool by Avanti. MFMIS device is being studied for nonvolatile memory application at various semiconductor laboratory but it is difficult to fabricate and analyze MFMIS devices using the semiconductor simulation tool: Tsuprem4, medici and etc. So the new library and new materials parameters for adjusting ferroelectric material and platinum electrodes in the tools are studied. In this paper structural model and operation characteristics of MFMIS devices are measured, which can be easily adopted to analysis of MFMIS device for nonvolatile memory device application.

  • PDF

Variation-tolerant Non-volatile Ternary Content Addressable Memory with Magnetic Tunnel Junction

  • Cho, Dooho;Kim, Kyungmin;Yoo, Changsik
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제17권3호
    • /
    • pp.458-464
    • /
    • 2017
  • A magnetic tunnel junction (MTJ) based ternary content addressable memory (TCAM) is proposed which provides non-volatility. A unit cell of the TCAM has two MTJ's and 4.875 transistors, which allows the realization of TCAM in a small area. The equivalent resistance of parallel connected multiple unit cells is compared with the equivalent resistance of parallel connected multiple reference resistance, which provides the averaging effect of the variations of device characteristics. This averaging effect renders the proposed TCAM to be variation-tolerant. Using 65-nm CMOS model parameters, the operation of the proposed TCAM has been evaluated including the Monte-Carlo simulated variations of the device characteristics, the supply voltage variation, and the temperature variation. With the tunneling magnetoresistance ratio (TMR) of 1.5 and all the variations being included, the error probability of the search operation is found to be smaller than 0.033-%.

Technology of MRAM (Magneto-resistive Random Access Memory) Using MTJ(Magnetic Tunnel Junction) Cell

  • Park, Wanjun;Song, I-Hun;Park, Sangjin;Kim, Teawan
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제2권3호
    • /
    • pp.197-204
    • /
    • 2002
  • DRAM, SRAM, and FLASH memory are three major memory devices currently used in most electronic applications. But, they have very distinct attributes, therefore, each memory could be used only for limited applications. MRAM (Magneto-resistive Random Access Memory) is a promising candidate for a universal memory that meets all application needs with non-volatile, fast operational speed, and low power consumption. The simplest architecture of MRAM cell is a series of MTJ (Magnetic Tunnel Junction) as a data storage part and MOS transistor as a data selection part. To be a commercially competitive memory device, scalability is an important factor as well. This paper is testing the actual electrical parameters and the scaling factors to limit MRAM technology in the semiconductor based memory device by an actual integration of MRAM core cell. Electrical tuning of MOS/MTJ, and control of resistance are important factors for data sensing, and control of magnetic switching for data writing.

나노 부유 게이트 메모리 소자 응용을 위한 실리콘 나노-바늘 구조에 관한 연구 (Study on the Silicon Nano-needle Structure for Nano floating Gate Memory Application)

  • 정성욱;유진수;김영국;김경해;이준신
    • 한국전기전자재료학회논문지
    • /
    • 제18권12호
    • /
    • pp.1069-1074
    • /
    • 2005
  • In this work, nano-needle structures ate formed to solve problem, related to low density of quantum dots for nano floating gate memory. Such structures ate fabricated and electrical properties' of MIS devices fabricated on the nano-structures are studied. Nano floating gate memory based on quantum dot technologies Is a promising candidate for future non-volatile memory devices. Nano-structure is fabricated by reactive ion etching using $SF_6$ and $O_2$ gases in parallel RF plasma reactor. Surface morphology was investigated after etching using scanning electron microscopy Uniform and packed deep nano-needle structure is established under optimized condition. Photoluminescence and capacitance-voltage characteristics were measured in $Al/SiO_2/Si$ with nano-needle structure of silicon. we have demonstrated that the nano-needle structure can be applicable to non-volatile memory device with increased charge storage capacity over planar structures.

비휘발성 메모리 소자 응용을 위한 Si-rich 박막을 사용한 Nano-crystal 형성 (Formation of Nano-crystal using Si-rich thin film for Non Volatile Memory Device Application)

  • 장경수;정성욱;김현민;황형선;최석호;이준신
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2005년도 추계학술대회 논문집 Vol.18
    • /
    • pp.128-129
    • /
    • 2005
  • In this research, non-volatile memory effects and nano-crystal creation have been investigated in SiNx containing Si nano-crystals (Si-nc) produced by ICP-CVD and rapid thermal annealing. The quantum dots were created during rapid thermal annealing of Si-rich SiNx thin films. The quantum dot creation was analyzed with photoluminescence spectra, and in case of Si-rich SiNx, it is conformed that the quantum dots are formed easily at 750$\sim$800nm wavelength.

  • PDF