• 대한수학회보
• /
• 제50권5호
• /
• pp.1451-1469
• /
• 2013

We present various new sharp assertions on multipliers in mixed norm, weighted Hardy and new Lizorkin-Triebel spaces of harmonic functions in higher dimension. Some results are new even in onedimensional case.

• 대한임베디드공학회논문지
• /
• 제11권4호
• /
• pp.227-233
• /
• 2016

Efficient finite field arithmetic is essential for fast implementation of error correcting codes and cryptographic applications. Among the arithmetic operations over finite fields, the multiplication is one of the basic arithmetic operations. Therefore an efficient design of a finite field multiplier is required. In this paper, two new bit-parallel systolic multipliers for $GF(2^m)$ fields defined by AOP(all-one polynomial) have proposed. The proposed multipliers have a little bit greater space complexity but save at least 22% area complexity and 13% area-time (AT) complexity as compared to the existing multipliers using AOP. As compared to related works, we have shown that our multipliers have lower area-time complexity, cell delay, and latency. So, we expect that our multipliers are well suited to VLSI implementation.

• 대한전자공학회논문지SD
• /
• 제42권10호
• /
• pp.29-34
• /
• 2005

최대 양자화 오차는 W 비트 입력으로부터 W 비트의 곱을 출력하는 고정길이 곱셈기의 성능에 많은 영향을 준다. 본 논문에서는 고정길이 modified Booth 곱셈기의 오차범위를 분석한 후 최대오차를 줄이기 위해 추가해야 하는 칼럼 수를 결정하는 방법을 제안한다. 또한, 오차범위 분석방법이 reduced-width 곱셈기 디자인 시에도 적용할 수 있음을 보인다. 시뮬레이션을 통해 제안한 오차분석 방법이 고정길이 modified Booth 곱셈기의 실제 디자인에 유용하게 사용될 수 있음을 보인다.

• 대한수학회지
• /
• 제37권4호
• /
• pp.531-544
• /
• 2000

• 대한수학회보
• /
• 제57권2호
• /
• pp.429-441
• /
• 2020

Let M(X, Y) denote the space of multipliers from X to Y, where X and Y are analytic function spaces. As we known, for Dirichlet-type spaces 𝓓_α^p, M(𝓓_p-1^p, 𝓓_q-1^q) = {0}, if p ≠ q, 0 < p, q < ∞. If 0 < p, q < ∞, p ≠ q, 0 < s < 1 such that p + s, q + s > 1, then M(𝓓_p-2+s^p, 𝓓_q-2+s^q) = {0}. However, X ∩ 𝓓_p-1^p ⊆ X ∩ 𝓓_q-1^q and X ∩ 𝓓_p-2+s^p ⊆ X ∩ 𝓓_q-2+s^p whenever X is a subspace of the Bloch space 𝓑 and 0 < p ≤ q < ∞. This says that the set of multipliers M(X ∩ 𝓓 _p-2+s^p, X∩𝓓_q-2+s^q) is nontrivial. In this paper, we study the multipliers M(X ∩ 𝓓_p-2+s^p, X ∩ 𝓓_q-2+s^q) for distinct classical subspaces X of the Bloch space 𝓑, where X = 𝓑, BMOA or 𝓗^∞.

• 대한수학회논문집
• /
• 제12권1호
• /
• pp.59-67
• /
• 1997

Let $K'_M$ be the space of distributions on $R^m$ which grow no faster than $e^{M(kx)}$ for some k > 0 and an index function M(x) and $K'_M$ be the Fourier transform of $K'_M$. We establish the characterizations of the space $O_M(K'_m;K'_M)$ of multipliers in $K'_M$.

• 수산경영론집
• /
• 제39권1호
• /
• pp.63-85
• /
• 2008

The objective of this study is to review the methodology of economic analysis of fishing ports by examining the economical feasibilities of a national fishing port (Jeongja Port) in Ulsan. This study utilized market value evaluation method to measure the benefits and costs related to the development of ports. The benefit variables are income effects resulting from the developments while the cost variables are sum of construction costs and maintenance costs. The income effects are measured in two ways: (1) income from individual project resulting from the developments, (2) the income effects by utilizing investment multipliers. The results shows that the BC ratio (Benefits/Costs) of Jeongja port by using (1) income from individual project resulting from the developments was 1.07 while the BC ratio by using (2) the income effects by utilizing investment multipliers was 1.10 due to a relative short period of useful life for investment multipliers. However, the income variable utilizing investment multipliers is more sensitive to the period of duration than the income variable from individual project.

• 한국정보전자통신기술학회논문지
• /
• 제11권3호
• /
• pp.270-276
• /
• 2018

This paper presents a low area 256-point pipelined FFT architecture, especially for IEEE 802.16a WiMAX systems. Radix-24 algorithm and single-path delay feedback (SDF) architecture are adopted in the design to reduce the complexity of twiddle factor multiplication. A new cascade canonical signed digit (CSD) complex multipliers are proposed for twiddle factor multiplication, which has lower area and less power consumption than conventional complex multipliers composed of 4 multipliers and 2 adders. Also, the proposed cascade CSD multipliers can remove look-up table for storing coefficient of twiddle factors. In hardware implementation with Cyclone 10LP FPGA, it is shown that the proposed FFT design method achieves about 62% reduction in gate count and 64% memory reduction compared with the previous schemes.

• 대한수학회논문집
• /
• 제33권2호
• /
• pp.527-533
• /
• 2018

Let $\mathcal{X}$ be a countably generated Hilbert module over a locally $C^*$-algebra $\mathcal{A}$ in multiplier module M($\mathcal{X}$) of $\mathcal{X}$. We propose the necessary and sufficient condition such that a sequence $\{h_n:n{{\in}}\mathbb{N}\}$ in M($\mathcal{X}$) is a standard frame of multipliers in $\mathcal{X}$. We also show that if T in $b(L_{\mathcal{A}}(\mathcal{X}))$, the space of bounded maps in set of all adjointable maps on $\mathcal{X}$, is surjective and $\{h_n:n{{\in}}\mathbb{N}\}$ is a standard frame of multipliers in $\mathcal{X}$, then $\{T{\circ}h_n:n{\in}\mathbb{N}}$ is a standard frame of multipliers in $\mathcal{X}$, too.

• 대한수학회보
• /
• 제58권2호
• /
• pp.461-479
• /
• 2021

This paper includes a general version of Bessel multipliers in Hilbert C∗-modules. In fact, by combining analysis, an operator on the standard Hilbert C∗-module and synthesis, we reach so-called generalized Bessel multipliers. Because of their importance for applications, we are interested to determine cases when generalized multipliers are invertible. We investigate some necessary or sufficient conditions for the invertibility of such operators and also we look at which perturbation of parameters preserve the invertibility of them. Subsequently, our attention is on how to express the inverse of an invertible generalized frame multiplier as a multiplier. In fact, we show that for all frames, the inverse of any invertible frame multiplier with an invertible symbol can always be represented as a multiplier with an invertible symbol and appropriate dual frames of the given ones.