1 |
R. E. Blahut, Theory and Practice of Error Control Codes, Addison-Wesley, Reading, 1983.
|
2 |
R. Lidl and H. Niederreiter, Introduction to Finite Fields and Their Applications, Cambridge University Press, New York, 1994.
|
3 |
K.W. Kim, W.J. Lee, H.S. Kim, "Design of Low-Latency Architecture for Multiplication over Finite Fields GF( )," IEMEK J. Embed. Sys. Appl.,, Vol. 7, No. 2, pp. 79-84, 2012 (in Korean).
DOI
|
4 |
C.B. Jeong, Y.H. Moon, "Efficient Integrated Design of AES Crypto Engine Based on Unified Data-Path Architecture," Vol. 7, No. 3, pp. 121-127, 2012 (in Korean).
DOI
|
5 |
C.L. Wang, J.L. Lin, "Systolic Array Implementation of Multipliers for finite fields GF(2m)," IEEE Transactions on Circuits and Systems II, Vol. 38, No. 7, pp. 796-800, 1991.
DOI
|
6 |
C.Y. Lee, E.H. Lu, J.Y. Lee, "Bit-Parallel Systolic Multipliers for GF( ) Fields Defined by All-One and Equally-Spaced Polynomials," IEEE Transactions on Computers, Vol. 50, No. 5, pp. 385-393, 2001.
DOI
|
7 |
C.Y. Lee, E.H. Lu, L.F. Sun, "Low-Complexity Bit-Parallel Systolic Architecture for Computing in a Class of Finite Field GF(2m)," IEEE Transactions on Circuits and Systems II, Vol. 48, No. 5, pp. 519-523, 2001.
DOI
|
8 |
S.H. Kwon, C.H. Kim, C.P. Hong, "Design of Systolic Multipliers in GF( ) Using an Irreducible All One Polynomial," J. KICS, Vol. 29, No. 8C, pp. 1047-1054, 2004 (in Korean).
|
9 |
T.W. Kim, W.J. Lee, K.W. Kim, "Bit-Parallel Systolic Multiplication Architecture with Low Complexity and Latency in GF( ) Using Irreducible AOP," Journal of Korean Institute of Information Technology, Vol. 11, No. 3, pp. 133-139, 2013 (in Korean).
|
10 |
K.W. Kim, S.H. Kim, "Design of a Low-Latency Multiplication Algorithm for Finite Fields," Proceedings of ICSI 2016, LNCS 9713, pp.271-278, 2016.
|
11 |
T. Itoh, S. Tsujii, "Structure of Parallel Multipliers for a Class of Fields GF( )," Information and Computation, Vol. 83, No. 1, pp. 21-40, 1989.
DOI
|
12 |
M.A. Hasan, M.Z. Wang, V.K. Bhargava, "Modular Construction of Low Complexity Parallel Multipliers for a Class of Finite Fields GF( )," IEEE Transactions on Computers, Vol. 41, No. 8, pp. 962-971, 1992.
DOI
|
13 |
N. Weste, K. Eshraghian, Principles of CMOS VLSI Design: A System Perspective, 2nd ed., MA: Addison-Wesley, Reading, 1993.
|
14 |
S. M. Kang, Y. Leblebici, CMOS Digital Integrated Circuits Analysis and Design, McGraw-Hill, 1999.
|