• 제목/요약/키워드: Low Rate ADC

검색결과 62건 처리시간 0.022초

고속 디지털 MRI 모뎀 수신기 설계 (Design of Receiver in High-Speed digital Modem for High Resolution MRI)

  • 염승기;양문환;김대진;정관진;김용권;권영철;최윤기
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2000년도 하계종합학술대회 논문집(1)
    • /
    • pp.69-72
    • /
    • 2000
  • This paper shows the more improved design of MRI receiver compared to conventional one based on Elscint Spectrometer. At first, the low-cost ADC is 16 bits, 3MHz sampling A/D converter Comparing to conventional one with signal bits of 14 bits, this device with those of 16 bits helps getting Improved the image resolution improved. If frequency is designed centering around 7.6 MHz to be satisfied in 10 MHz of maximum input bandwidth of ADC. For 1st demodulation, fixed IF is used for the purpose of the implementing multi nuclei system. Control parts & partial digital parts are integrated on one chip(FPGA). In DDC(Digital Down Converter), we got required bandwidth of LPF by controlling its decimation rate. With above considerations, we designed optimal receiver for high resolution imaging to be implemented through PC interface & experimental test of receiver of MRI after receiver's fabrication.

  • PDF

마이크로 전자 기계 시스템 응용을 위한 12비트 200KHz 0.52mA $0.47mm^2$ 알고리즈믹 A/D 변환기 (A 12b 200KHz 0.52mA $0.47mm^2$ Algorithmic A/D Converter for MEMS Applications)

  • 김영주;채희성;구용서;임신일;이승훈
    • 대한전자공학회논문지SD
    • /
    • 제43권11호
    • /
    • pp.48-57
    • /
    • 2006
  • 본 설계에서는 최근 부상하고 있는 motor control, 3-phase power control, CMOS image sensor 등 각종 센서 응용을 위해 고해상도와 저전력, 소면적을 동시에 요구하는 12b 200KHz 0.52mA $0.47mm^2$ 알고리즈믹 ADC를 제안한다. 제안하는 ADC는 요구되는 고해상도와 처리 속도를 얻으면서 동시에 전력 소모 및 면적을 최적화하기 위해 파이프라인 구조의 하나의 단만을 반복적으로 사용하는 알고리즈믹 구조로 설계하였다. 입력단 SHA 회로에서는 고집적도 응용에 적합하도록 8개의 입력 채널을 갖도록 설계하였고, 입력단 증폭기에는 folded-cascode 구조를 사용하여 12비트 해상도에서 요구되는 높은 DC 전압 이득과 동시에 층L분한 위상 여유를 갖도록 하였다. 또한, MDAC 커패시터 열에는 소자 부정합에 의한 영향을 최소화하기 위해서 인접 신호에 덜 민감한 3차원 완전 대칭 구조의 레이아웃 기법을 적용하였으며, SHA와 MDAC 등 아날로그 회로에는 향상된 스위치 기반의 바이어스 전력 최소화 기법을 적용하여 저전력을 구현하였다. 기준 전류 및 전압 발생기는 칩 내부 및 외부의 잡음에 덜 민감하도록 온-칩으로 집적하였으며, 시스템 응용에 따라 선택적으로 다른 크기의 기준 전압을 외부에서 인가할 수 있도록 설계하였다. 또한, 다운 샘플링 클록 신호를 통해 200KS/s의 동작뿐만 아니라, 더 적은 전력을 소모하는 10KS/s의 동작이 가능하도록 설계하였다. 제안하는 시제품 ADC는 0.18um n-well 1P6M CMOS 공정으로 제작되었으며, 측정된 DNL과 INL은 각자 최대 0.76LSB, 2.47LSB 수준을 보인다. 또한 200KS/s 및 10KS/s의 동작 속도에서 SNDR 및 SFDR은 각각 최대 55dB, 70dB 수준을 보이며, 전력 소모는 1.8V 전원 전압에서 각각 0.94mW 및 0.63mW이며, 시제품 ADC의 칩 면적은 $0.47mm^2$ 이다.

Terabit-Per-Second Optical Super-Channel Receiver Models for Partial Demultiplexing of an OFDM Spectrum

  • Reza, Ahmed Galib;Rhee, June-Koo Kevin
    • Journal of the Optical Society of Korea
    • /
    • 제19권4호
    • /
    • pp.334-339
    • /
    • 2015
  • Terabit-per-second (Tb/s) transmission capacity for the next generation of long-haul communication networks can be achieved using multicarrier optical super-channel technology. In an elastic orthogonal frequency division multiplexing (OFDM) super-channel transmission system, demultiplexing a portion of an entire spectrum in the form of a subband with minimum power is critically required. A major obstacle to achieving this goal is the analog-to-digital converter (ADC), which is power-hungry and extremely expensive. Without a proper ADC that can work with low power, it is unrealistic to design a 100G coherent receiver suitable for a commercially deployable optical network. Discrete Fourier transform (DFT) is often seen as a primary technique for understanding partial demultiplexing, which can be attained either optically or electronically. If fairly comparable performance can be achieved with an all-optical DFT circuit, then a solution independent of data rate and modulation format can be obtained. In this paper, we investigate two distinct OFDM super-channel receiver models, based on electronic and all-optical DFT-technologies, for partial carrier demultiplexing in a multi-Tb/s transmission system. The performance comparison of the receivers is discussed in terms of bit-error-rate (BER) performance.

High accuracy, Low Power Spread Spectrum Clock Generator to Reduce EMI for Automotive Applications

  • Lee, Dongsoo;Choi, Jinwook;Oh, Seongjin;Kim, SangYun;Lee, Kang-Yoon
    • IEIE Transactions on Smart Processing and Computing
    • /
    • 제3권6호
    • /
    • pp.404-409
    • /
    • 2014
  • This paper presents a Spread Spectrum Clock Generator (SSCG) based on Relaxation oscillator using Up/Down Counter. The current is controlled by a counter and the spread spectrum of the Relaxation Oscillator. A Relaxation Oscillator with temperature compensation using the BGR and ADC is presented. The current to determine the frequency of the Relaxation Oscillator can be controlled. The output frequency of the temperature can be compensated by adjusting the current according to the temperature using the code that is the output from the ADC and BGR. EMI Reduction of SSCG is 11 dB, and Spread down frequency is 150 kHz. The current consumption is $600{\mu}A$ from 5V and the operating frequency is from 2.3 MHz to 5.75 MHz. The rate of change of the output frequency with temperature was approximately ${\pm}1%$. The SSCG is fabricated in a 0.35um CMOS process with active area $250um{\times}440um$.

Bit Decision 윈도우를 이용한 Noncoherent IR-UWB 수신기의 심벌 동기에 관한 연구 (Symbol Synchronization Technique using Bit Decision Window for Non-Coherent IR-UWB Systems)

  • 이순우;박영진;김관호
    • 대한전자공학회논문지TC
    • /
    • 제44권2호
    • /
    • pp.15-21
    • /
    • 2007
  • 본 논문에서는 Impulse-radio-based Ultra Wideband (IR-UWB)를 이용한 에너지 검출 기반의 비동기 수신기에서 저사양의 ADC와 간단한 디지털 회로 만으로 이루어진 심벌 동기 획득(acquisition) 및 심벌 동기 추적(tracking) 방식을 제안한다. 기존의 심벌 동기 방식이 정확한 심벌 동기 '시점을 찾는 것에 초점을 맞추었다면, 제안하는 방식은 심벌 동기 '구간'을 찾아 그 구간 내에서 데이터를 판단함으로써 하드웨어 복잡성을 낮추었고, 전력 소모를 줄였다. 이를 위해 심벌 동기 구간에 해당하는 BDW (Bit Decision Window)를 정의하고 SNR(Signal to Noise Ratio), 하드웨어 자원 및 BDW의 크기와 BER (Bit Error Rate)와의 관계를 분석하였다. 주어진 SNR과 하드웨어 자원으로 BER을 최소화하기 위한 BDW의 크기를 구한다. 제안한 알고리즘은 실제 임펄스 채널 특성을 고려하여 모의실험을 통하여 검증하였다.

Implementation of Chaotic UWB Systems for Low Rate WPAN

  • Lee, Cheol-Hyo;Kim, Jae-Young;Kim, Young-Kkwan;Choi, Sun-Kyu;Jang, Ui-Gi
    • 한국정보기술응용학회:학술대회논문집
    • /
    • 한국정보기술응용학회 2005년도 6th 2005 International Conference on Computers, Communications and System
    • /
    • pp.339-342
    • /
    • 2005
  • In order to support ultrawide-band signal generation for low rate WPAN, several types of signal generation mechanisms are suggested such as Chaos, Impluse, and Chirp signals by the activity of IEEE 802.15.4a. The communication system applied chaos theory may have ultrawide-band characteristics with spread spectrum and immunity from multipath effect. In order to use the advantage of chaotic signal generation, we introduce the system implementation of communication and networking systems with the chaos UWB signal. This system may be composed of mainly three parts in hardware architecture : RF transmission with chaotic signal generation, signal receiver using amplifiers and filters, and 8051 & FPGA unit. The most difficult part is to implement the chaotic signal generator and build transceiver with it. The implementation of the system is devidced into two parts i.e. RF blocks and digital blocks with amplifiers, filters, ADC, 8051 processor, and FPGA. In this paper, we introduce the system block diagram for chaotic communications. Mainly the RF block is important for the system to have good performance based on the chaotic signal generator. And the main control board functions for controlling RF blocks, processing Tx and Rx data, and networking in MAC layer.

  • PDF

A 4×32-Channel Neural Recording System for Deep Brain Stimulation Systems

  • Kim, Susie;Na, Seung-In;Yang, Youngtae;Kim, Hyunjong;Kim, Taehoon;Cho, Jun Soo;Kim, Jinhyung;Chang, Jin Woo;Kim, Suhwan
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제17권1호
    • /
    • pp.129-140
    • /
    • 2017
  • In this paper, a $4{\times}32$-channel neural recording system capable of acquiring neural signals is introduced. Four 32-channel neural recording ICs, complex programmable logic devices (CPLDs), a micro controller unit (MCU) with USB interface, and a PC are used. Each neural recording IC, implemented in $0.18{\mu}m$ CMOS technology, includes 32 channels of analog front-ends (AFEs), a 32-to-1 analog multiplexer, and an analog-to-digital converter (ADC). The mid-band gain of the AFE is adjustable in four steps, and have a tunable bandwidth. The AFE has a mid-band gain of 54.5 dB to 65.7 dB and a bandwidth of 35.3 Hz to 5.8 kHz. The high-pass cutoff frequency of the AFE varies from 18.6 Hz to 154.7 Hz. The input-referred noise (IRN) of the AFE is $10.2{\mu}V_{rms}$. A high-resolution, low-power ADC with a high conversion speed achieves a signal-to-noise and distortion ratio (SNDR) of 50.63 dB and a spurious-free dynamic range (SFDR) of 63.88 dB, at a sampling-rate of 2.5 MS/s. The effectiveness of our neural recording system is validated in in-vivo recording of the primary somatosensory cortex of a rat.

스위치드 연산증폭기를 이용한 CMOS 단일비트 3차 델타시그마 변조기 설계 (Design of a CMOS Single Bit 3rd Order Delta-Sigma Modulator with Switched Operational Amplifier)

  • 이한울;시대;유태경;이건;윤광섭;이상민
    • 한국통신학회논문지
    • /
    • 제37권8A호
    • /
    • pp.712-719
    • /
    • 2012
  • 본 논문은 오디오 신호 처리 시스템의 저속 고해상도 ADC를 위해 설계된 CMOS 단일비트 3차 델타시그마 변조기를 설계하였다. 변조기 내 적분기에 사용되는 연산증폭기의 전력소모를 감소시키기 위해서 연산증폭기내 바이어스 전류원에 차단/동작 기능을 하는 스위치를 장착시켰다. 또한 변조기내 스위치의 위치를 최적화 하여 기존의 스위칭 방식에서 발생하는 주파수 특성 변화를 최소화하였다. 단일 비트 3차 델타시그마 변조기 구조를 선택하였으며, 제안한 델타 시그마 변조기의 성능측정결과 전원 전압 3.3V, 샘플링 주파수 6.4MHz, 입력주파수 20KHz에서 17.1mW의 전력소모를 나타냈다. SNDR은 84.3dB, 유효비트수는 13.5비트를 나타내었다.

Diffusion-Weighted Magnetic Resonance Imaging in the Diagnosis of Cerebral Venous Thrombosis : A Meta-Analysis

  • Lv, Bin;Jing, Feng;Tian, Cheng-lin;Liu, Jian-chao;Wang, Jun;Cao, Xiang-yu;Liu, Xin-feng;Yu, Sheng-yuan
    • Journal of Korean Neurosurgical Society
    • /
    • 제64권3호
    • /
    • pp.418-426
    • /
    • 2021
  • Objective : A role of diffusion-weighted imaging (DWI) in the diagnosis of cerebral venous thrombosis (CVT) is not well-understood. This study evaluates the effectiveness of DWI in the diagnosis of CVT. Methods : Literature search was conducted in electronic databases for the identification of studies which reported the outcomes of patients subjected to DWI for CVT diagnosis. Random-effects meta-analyses were performed to achieve overall estimates of important diagnostic efficiency indices including hyperintense signal rate, the sensitivity and specificity of DWI in diagnosing CVT, and the apparent diffusion coefficient (ADC) of DWI signal areas and surrounding tissue. Results : Nineteen studies (443 patients with 856 CVTs; age 40 years [95% confidence interval (CI), 33 to 43]; 28% males [95% CI, 18 to 38]; symptom onset to DWI time 4.6 days [95% CI, 2.3 to 6.9]) were included. Hyperintense signals on DWI were detected in 40% (95% CI, 26 to 55) of the cases. The sensitivity of DWI for detecting CVT was 22% (95% CI, 11 to 34) but specificity was 98% (95% CI, 95 to 100). ADC values were quite heterogenous in DWI signal areas. However, generally the ADC values were lower in DWI signal areas than in surrounding normal areas (mean difference-0.33×10-3 ㎟/s [95% CI, -0.44 to -0.23]; p<0.00001). Conclusion : DWI has a low sensitivity in detecting CVT and thus has a high risk of missing many CVT cases. However, because of its high specificity, it may have supporting and exploratory roles in CVT diagnosis.

무선 랜 통신을 이용한 기계 상태감시용 스마트 센서 (Smart Sensor for Machine Condition Monitoring Using Wireless LAN)

  • 태성도;손종덕;양보석;김동현
    • 한국소음진동공학회논문집
    • /
    • 제19권5호
    • /
    • pp.523-529
    • /
    • 2009
  • Smart sensor is known as intelligent sensor, it is different with other conventional sensors in the case of intelligent system embedded on it. Smart sensor has many benefits e.g. low-cost in usage, self-decision and self-diagnosis abilities. This sensor consists of perception element(sensing element), signal processing and technology of communication. In this work, a bridge and structure of smart sensor has been investigated to be capable to condition monitoring routine. This investigation involves low power consumption, software programming, fast data acquisition ability, and authoritativeness warranty. Moreover, this work also develops smart sensor to be capable to perform high sampling rate, high resolution of ADC, high memory capacity, and good communication for data transfer. The result shows that the developed smart sensor is promising to be applied to various industrial fields.