Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A 12b 200KHz 0.52mA $0.47mm^2$ Algorithmic A/D Converter for MEMS Applications

마이크로 전자 기계 시스템 응용을 위한 12비트 200KHz 0.52mA $0.47mm^2$ 알고리즈믹 A/D 변환기

  • Published : 2006.11.25
Download PDF
⟨ Previous Next ⟩

Abstract

This work describes a 12b 200KHz 0.52mA $0.47mm^2$ algorithmic ADC for sensor applications such as motor controls, 3-phase power controls, and CMOS image sensors simultaneously requiring ultra-low power and small size. The proposed ADC is based on the conventional algorithmic architecture with recycling techniques to optimize sampling rate, resolution, chip area, and power consumption. The input SHA with eight input channels for high integration employs a folded-cascode architecture to achieve a required DC gain and a sufficient phase margin. A signal insensitive 3-D fully symmetrical layout with critical signal lines shielded reduces the capacitor and device mismatch of the MDAC. The improved switched bias power-reduction techniques reduce the power consumption of analog amplifiers. Current and voltage references are integrated on the chip with optional off-chip voltage references for low glitch noise. The employed down-sampling clock signal selects the sampling rate of 200KS/s or 10KS/s with a reduced power depending on applications. The prototype ADC in a 0.18um n-well 1P6M CMOS technology demonstrates the measured DNL and INL within 0.76LSB and 2.47LSB. The ADC shows a maximum SNDR and SFDR of 55dB and 70dB at all sampling frequencies up to 200KS/s, respectively. The active die area is $0.47mm^2$ and the chip consumes 0.94mW at 200KS/s and 0.63mW at 10KS/s at a 1.8V supply.

본 설계에서는 최근 부상하고 있는 motor control, 3-phase power control, CMOS image sensor 등 각종 센서 응용을 위해 고해상도와 저전력, 소면적을 동시에 요구하는 12b 200KHz 0.52mA $0.47mm^2$ 알고리즈믹 ADC를 제안한다. 제안하는 ADC는 요구되는 고해상도와 처리 속도를 얻으면서 동시에 전력 소모 및 면적을 최적화하기 위해 파이프라인 구조의 하나의 단만을 반복적으로 사용하는 알고리즈믹 구조로 설계하였다. 입력단 SHA 회로에서는 고집적도 응용에 적합하도록 8개의 입력 채널을 갖도록 설계하였고, 입력단 증폭기에는 folded-cascode 구조를 사용하여 12비트 해상도에서 요구되는 높은 DC 전압 이득과 동시에 층L분한 위상 여유를 갖도록 하였다. 또한, MDAC 커패시터 열에는 소자 부정합에 의한 영향을 최소화하기 위해서 인접 신호에 덜 민감한 3차원 완전 대칭 구조의 레이아웃 기법을 적용하였으며, SHA와 MDAC 등 아날로그 회로에는 향상된 스위치 기반의 바이어스 전력 최소화 기법을 적용하여 저전력을 구현하였다. 기준 전류 및 전압 발생기는 칩 내부 및 외부의 잡음에 덜 민감하도록 온-칩으로 집적하였으며, 시스템 응용에 따라 선택적으로 다른 크기의 기준 전압을 외부에서 인가할 수 있도록 설계하였다. 또한, 다운 샘플링 클록 신호를 통해 200KS/s의 동작뿐만 아니라, 더 적은 전력을 소모하는 10KS/s의 동작이 가능하도록 설계하였다. 제안하는 시제품 ADC는 0.18um n-well 1P6M CMOS 공정으로 제작되었으며, 측정된 DNL과 INL은 각자 최대 0.76LSB, 2.47LSB 수준을 보인다. 또한 200KS/s 및 10KS/s의 동작 속도에서 SNDR 및 SFDR은 각각 최대 55dB, 70dB 수준을 보이며, 전력 소모는 1.8V 전원 전압에서 각각 0.94mW 및 0.63mW이며, 시제품 ADC의 칩 면적은 $0.47mm^2$ 이다.

Keywords

References

  1. H. S. Lee, 'A 12-b 600ks/s digitally self-calibrated pipelined algorithmic ADC,' IEEE J. Solid-State Circuits, vol. 29, no. 4, pp. 509-515, April 1994 https://doi.org/10.1109/4.280701
  2. J. S. Wang and C. L. Wey, 'A 12-bit 100-ns/bit 1.9-mW CMOS switched-current cyclic A/D converter,' IEEE Trans. Circuits Syst. II, vol. 46, pp. 507-516, May 1999 https://doi.org/10.1109/82.769799
  3. K. Satou et al., 'A 12bit 1MHz ACD with 1mW power consumption,' in Proc. CICC, May 1994, pp. 515-518 https://doi.org/10.1109/CICC.1994.379670
  4. G. Promitzer, '12-bit low-power fully differential switched capacitor noncalibrating successive approximation ADC with 1MS/s,' IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 1138-1143, July 2001 https://doi.org/10.1109/4.933473
  5. L. Cong and W. C. Black, 'A new charge redistribution D/A and A/D converter technique pseudo C-2C ladder,' in Proc. IEEE Midwest Symposium, vol. 1, pp. 498-501, Aug. 2000 https://doi.org/10.1109/MWSCAS.2000.951692
  6. J. Doyle, K. Gallagher, and C. Lyden, 'A low power 12-bit ADC for systems applications,' lEE colloquium, Sept. 1998, pp. 17/1-17/4
  7. B. P. Brandt and B. A. Wooley, 'A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion,' IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1746-1756, Dec. 1991 https://doi.org/10.1109/4.104165
  8. J. Li, G. C. Ahn, D. Y. Chang, and U. K. Moon, 'A 0.9-V 12-mW 5-MSPS algorithmic ADC with 77-dB SFDR,' IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 960-969, April 2005 https://doi.org/10.1109/JSSC.2004.842866
  9. D. Y. Chang and S. H. Lee, 'Design Techniques for a Low-Power Low-Cost CMOS A/D Converter,' IEEE J. Solid-State Circuits, vol. 33, no. 8, pp. 1244-1248, Aug. 1998 https://doi.org/10.1109/4.705363
  10. B. L. Jeon and S. H. Lee, 'A 10b 50MHz 320MW CMOS A/D converter for video applications,' Transactions on Consumer Electronics, vol. 45, no. 1, pp. 252-258, Feb. 1999 https://doi.org/10.1109/30.754443
  11. S. T. Ryu, S. Ray, B. S. Song, G. H. Cho, and K. Bacrania, 'A 14b-linear capacitor self-trimming pipelined ADC,' in ISSCC Dig. Tech. Papers, Feb. 2004, pp. 464-465 https://doi.org/10.1109/ISSCC.2004.1332795
  12. S. Y. Chuang and T. L. Sculley, 'A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter,' IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 674-683, June, 2002 https://doi.org/10.1109/JSSC.2002.1004571
  13. J. Guilherme et al., 'A pipeline 15-b 10Msample/s analog-to-digital converter for ADSL applications,' in IEEE International Symposium on Circuits and Systems, May 2001, pp. 396-399 https://doi.org/10.1109/ISCAS.2001.921876
  14. H. C. Liu, Z. M. Lee, and J. T. Wu, 'A 15b 20MS/s CMOS pipelined ADC with digital background calibration,' in ISSCC Dig. Tech. Papers, Feb. 2004, pp. 454-455 https://doi.org/10.1109/ISSCC.2004.1332790
  15. E. Siragusa and I. Galton, 'A digitally enhanced 1.8V 15b 40MS/s CMOS pipelined ADC,' in ISSCC Dig. Tech. Papers, Feb. 2004, pp. 452-453 https://doi.org/10.1109/ISSCC.2004.1332789
  16. H. C. Liu, Z. M. Lee, and J. T. Wu, 'A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration,' IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1047-1056, May 2005 https://doi.org/10.1109/JSSC.2005.845986
  17. S. Hisano and S. E. Sapp, 'A 16-bit, 20MSPS CMOS pipeline ADC with direct INL detection algorithm,' in Proc. IEEE CICC, Sept. 2003, pp. 417-420 https://doi.org/10.1109/CICC.2003.1249431
  18. H. C. Choi, S. B. You, H. Y. Lee, H. J. Park, and J. W. Kim, 'A calibration-free 3V 16b 500kS/s 6mW $0.5mm^2$ ADC with 0.13um CMOS,' in Symp. VLSI Circuits Dig. Tech. Papers, June 2004, pp. 76-77
  19. Y. J. Cho and S. H. Lee, 'An 11b 70-MHz $1.2-mm^2$ 49-mW 0.18-um CMOS ADC with on-chip current/voltage references,' IEEE Transactions on Circuit and Systems I, vol. 52, no. 10, pp. 1989-1995, Oct. 2005 https://doi.org/10.1109/TCSI.2005.853251
  20. D. J. Comer and D. T. Comer, 'Using the weak inversion region to optimize input stage design of CMOS op amp,' IEEE Transactions on Circuit and Systems II, vol. 51, pp. 8-14, Jan. 2004 https://doi.org/10.1109/TCSII.2003.821517
  21. C. Popa and D. Coada, 'A new linearization technique for a cmos differential amplifier using bulk-driven weak inversion MOS transistors,' in Symp. Signals Circuits and Systems, vol. 2, July 2003, pp. 589-592 https://doi.org/10.1109/SCS.2003.1227121
  22. E. Seevinck, E. A. Vittoz, M. du Plessis, T. Joubert, and W. Beetge, 'CMOS translinear circuits for minimum supply voltage,' IEEE Transactions on Circuit and Systems II, vol. 47, pp. 1560-1564, Dec. 2000 https://doi.org/10.1109/82.899656
  23. C. C. Enz and E. A. Vittoz, 'CMOS low-power analog circuit design,' Designing Low-Power Digital Systems, Emerging Technologies, pp. 79-133, May 1996 https://doi.org/10.1109/ETLPDS.1996.508872