Browse > Article
http://dx.doi.org/10.7840/kics.2012.37A.8.712

Design of a CMOS Single Bit 3rd Order Delta-Sigma Modulator with Switched Operational Amplifier  

Lee, Han-Ul (인하대학교 아날로그집적회로설계 연구실)
Dai, Shi (인하대학교 아날로그집적회로설계 연구실)
Yoo, Tai-Kyung (인하대학교 아날로그집적회로설계 연구실)
Lee, Keon (인하대학교 아날로그집적회로설계 연구실)
Yoon, Kwang-Sub (인하대학교 전자공학과)
Lee, Sang-Min (인하대학교 전자공학과)
Publication Information
The Journal of Korean Institute of Communications and Information Sciences / v.37, no.8A, 2012 , pp. 712-719 More about this Journal
Abstract
This paper presents Single-bit Third order Delta-Sigma Modulator, which can be applied to the Low speed High resolution ADC in Audio signal Process System. Whereas the Operational Amplifier in modulator consumed static power dissipation in operating, this modulator used Switching on/off techniques, which makes the Power dissipation of the modulator reduced. Also proposed modulator minimizes frequency characteristic variation by optimizing switch position. And this modulator chooses Single-bit type to guarantee stability. The designed ADC went through 0.35um CMOS n-well 1-poly 4-metal process to be a final product, and the final product has shown 17.1mW of power dissipation with 3.3V of Supply Voltage, 6.4MHz of conversion rate. And 84.3dB SNDR and 13.5bit ENOB with 20KHz of input frequency.
Keywords
Delta sigma; modulator; CMOS; Switching; Switched OPAmp;
Citations & Related Records
연도 인용수 순위
  • Reference
1 L. Dorrer, F. Kuttner, A. Santner, C. Kropf, T. Hartig, P. Torta, and P. Greco, "A 2.2mW, continuous-time sigma-delta ADC for voice coding with 95 dB dynamic range in a 65 nm CMOS process," in Proc. European Solid-State Circuits Conf. (ESSCIRC), 2006, pp. 195-198.
2 J. Goes, B. Vaz, R. Monteiro, and N. Paulino, "A 0.9 V delta sigma modulator with 80 dB SNDR and 83 dB DR using a single-phase technique," in Proc. ISSCC, Feb. 2006, pp. 74-75.
3 K.-P. Pun, S. Chatterjee, and P. Kinget, "A 0.5-V 74-dB SNDR 25-kHz continuous-time delta-sigma modulator with a return-to-open DAC," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 496-507, Mar. 2007.   DOI   ScienceOn
4 Liyuan Liu, Dongmei Li, Liangdong Chen, Yafei Ye, Zhihua Wang, "A 1-V 15-Bit Audio Delta Sigma-ADC in 0.18 um CMOS", IEEE Transactions on Circuits and Systems-I, vol. 59, no.5, pp.915-925, MAY 2012   DOI   ScienceOn
5 Xicheng Jiang, Jungwoo Song, Jianlong Chen, Vinay Chandrasekar, Sherif Galal, Felix Y. L. Cheung, Darwin Cheung, and Todd L. Brooks, "A Low-Power, High-Fidelity Stereo Audio Codec in 0.13 um CMOS ," IEEE J, Solid-State Circuits, vol 47, pp 1221-1231, MAY 2012.
6 Keith A. O'Donoghue, Paul J. Hurst and Stephen H. Lewis, Michiel S.J. Steyaert and Willy Sansen, "A Digitally Corrected 5-mW 2-MS/s SC ADC in 0.25-um CMOS With 94-dB SFDR ," IEEE J, Solid-State Circuits, vol 46, pp 2673-2684, NOVEMBER 2011.
7 Vincenzo Peulso, Michiel S.J. Steyaert and Willy Sansen, "A 1.5V-100uW Delta Sigma Modulator with 12-b Dynamic Range Using Switched-Opamp Technique," IEEE J, Solid-State Circuits, vol 32, pp 943-952, July 1997.
8 Jiri Nedved, Jozef Vanneuville, Dorine Gevaert and Jan Stvenhans, "A Transistor-Only Switched Current Sigma-Delta A/D Converter for a CMOS Speech CODEC," IEEE J, Solid-State Circuits, vol 30, pp 819-822, July 1995.   DOI   ScienceOn
9 Vincenzo Peluso and Willy Sansen, "A 900mV 40uW switched opamp Delta Sigma Modulator with 77dB Dynamic Range", ISSCC98, pp. 68-69, Feb., 1998.
10 D. Jons and K. Martin, Analog Integrated Circuit Design, J. Wiley, 1997.
11 D. Senderowicz, G. Nicollini, S. Pernici, A. Nagari, P. Confalonieri, and C. Dallavale, "Low-voltage double-sampled ${\Sigma}{\Delta}$converters," IEEE J. Solid-State Circuits, vol. 32, pp. 1907-1919, Dec. 1997.   DOI   ScienceOn