• Title/Summary/Keyword: High mobility TFT

Search Result 137, Processing Time 0.033 seconds

Electrical properties of Organic TFT patterned by shadow-mask with all layer

  • Lee, Joo-Won;Kim, Jai-Kyeong;Jang, Jin;Ju, Byeong-Kwon
    • Proceedings of the IEEK Conference
    • /
    • 2006.06a
    • /
    • pp.543-544
    • /
    • 2006
  • Pentacene thin film transistors fabricated without photolithographic patterning were fabricated on the plastic substrates. Both the organic/inorganic thin films and metallic electrode were patterned by shifting the position of the shadow mask which accompanies the substrate throughout the deposition process. By using an optically transparent zirconium oxide ($ZrO_2$) as a gate insulator and octadecyltrimethoxysilane (OTMS) as an organic molecule for self-assembled monolayer (SAM) to increase the adhesion between the plastic substrate and gate insulator and the mobility with surface treatment, high-performance transistor with field effect mobility $.66\;cm^2$/V s and $I_{on}/I_{off}$>$10^5$ was formed on the plastic substrate. This technique will be applicable to all structure deposited at low temperature and suitable for an easy process for flexible display.

  • PDF

Direct deposition technique for poly-SiGe thin film achieving a mobility exceeding 20 $cm^2$/Vs with ~30 nm thick bottom-gate TFTs

  • Lim, Cheol-Hyun;Hoshino, Tatsuya;Hanna, Jun-Ichi
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2009.10a
    • /
    • pp.1028-1031
    • /
    • 2009
  • High quality poly-SiGe thin films were prepared on 6-inch substrates using Reactive-thermal CVD with $Si_2H_6$ and $GeF_4$ around at $500^{\circ}C$ directly. Its thickness uniformity was ~ 3% on the entire substrate area. N-channel mobility of ~30 nm thick bottom-gate TFTs exceeded 20 $cm^2$/Vs without any further crystallization.

  • PDF

Inorganic Printable Materials for Printed Electronics: TFT and Photovoltaic Application

  • Jeong, Seon-Ho;Lee, Byeong-Seok;Lee, Ji-Yun;Seo, Yeong-Hui;Kim, Ye-Na;More, Priyesh V.;Lee, Jae-Su;Jo, Ye-Jin;Choe, Yeong-Min;Ryu, Byeong-Hwan
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2011.05a
    • /
    • pp.1.1-1.1
    • /
    • 2011
  • Printed electronics based on the direct writing of solution processable functional materials have been of paramount interest and importance. In this talk, the synthesis of printable inorganic functional materials (conductors and semiconductors) for thin-film transistors (TFTs) and photovoltaic devices, device fabrication based on a printing technique, and specific characteristics of devices are presented. For printable conductor materials, Ag ink is designed to achieve the long-term dispersion stability and good adhesion property on a glass substrate, and Cu ink is sophisticatedly formulated to endow the oxidation stability in air and even aqueous solvent system. The both inks were successfully printed onto either polymer or glass substrate, exhibiting the superior conductivity comparable to that of bulk one. In addition, the organic thin-film transistor based on the printed metal source/drain electrode exhibits the electrical performance comparable to that of a transistor based on a vacuum deposited Au electrode. For printable amorphous oxide semiconductors (AOSs), I introduce the noble ways to resolve the critical problems, a high processing temperature above $400^{\circ}C$ and low mobility of AOSs annealed at a low temperature below $400^{\circ}C$. The dependency of TFT performances on the chemical structure of AOSs is compared and contrasted to clarify which factor should be considered to realize the low temperature annealed, high performance AOSs. For photovoltaic application, CI(G)S nanoparticle ink for solution processable high performance solar cells is presented. By overcoming the critical drawbacks of conventional solution processed CI(G)S absorber layers, the device quality dense CI(G)S layer is obtained, affording 7.3% efficiency CI(G)S photovoltaic device.

  • PDF

The Fabrication of Four-Terminal Poly-Si TFTs with Buried Channel (Buried Channel 4단자 Poly-Si TFTs 제작)

  • Jeong, Sang-Hun;Park, Cheol-Min;Yu, Jun-Seok;Choe, Hyeong-Bae;Han, Min-Gu
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.48 no.12
    • /
    • pp.761-767
    • /
    • 1999
  • Poly-Si TFTs(polycrystalline silicon thin film transistors) fabricated on a low cost glass substrate have attracted a considerable amount of attention for pixel elements and peripheral driving circuits in AMLCS(active matrix liquid crystal display). In order to apply poly-Si TFTs for high resolution AMLCD, a high operating frequency and reliable circuit performances are desired. A new poly-Si TFT with CLBT(counter doped lateral body terminal) is proposed and fabricated to suppress kink effects and to improve the device stability. And this proposed device with BC(buried channel) is fabricated to increase ON-current and operating frequency. Although the troublesome LDD structure is not used in the proposed device, a low OFF-current is successfully obtained by removing the minority carrier through the CLBT. We have measured the dynamic properties of the poly-Si TFT device and its circuit. The reliability of the TFTs and their circuits after AC stress are also discussed in our paper. Our experimental results show that the BC enables the device to have high mobility and switching frequency (33MHz at $V_{DD}$ = 15 V). The minority carrier elimination of the CLBT suppresses kink effects and makes for superb dynamic reliability of the CMOS circuit. We have analyzed the mechanism in order to see why the ring oscillators do not operate by analyzing AC stressed device characteristics.

  • PDF

A Study on the Formation of Polycrystalline Silicon Film by Lamp-Scanning Annealing and Fabrication of Thin Film Transistors (램프 스캐닝 열처리에 의한 다결정 실리콘 박막의 형성 및 TFT 제작에 관한 연구)

  • Kim, Tae-Kyung;Kim, Gi-Bum;Lee, Byung-Il;Joo, Seung-Ki
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.36D no.1
    • /
    • pp.57-62
    • /
    • 1999
  • Polycrystaline thin film transistors are fabricated on the transparent glass substrate by a lamp-scan annealing. The line-shaped lamp scanning method, which is profitable for large area process, effectively radiated silicon film on glass substrate. Amorphous silion film absorbs the light which is emitted from halogen-lamp and it transformed into crystalline silicon by metal-induced lateral crystallization. In order to enhance the annealing effect, capping layer was deposited on the whole substrate. When the scan speed was 1-2mm/sec, lateral crystallization of amorphous silicon under capping layer was 18~27${\mu}m/scan$. The thin film transistor fabricated by this method shows high electron mobility over 130$cm^2/V{\cdot}sec$

  • PDF

Effect of InGaZnO Solution Concentration on the Electrical Properties of Drop-Cast Oxide Thin-Film Transistors (InGaZnO 용액의 농도가 Drop-casting으로 제작된 산화물 박막 트랜지스터의 전기적 특성에 미치는 영향)

  • Noh, Eun-Kyung;Yu, Kyeong Min;Kim, Min-Hoi
    • Journal of Sensor Science and Technology
    • /
    • v.29 no.5
    • /
    • pp.332-335
    • /
    • 2020
  • Drop casting, a solution process, is a simple low-cost fabrication technique that does not waste material. In this study, we elucidate the effect of the concentration of a InGaZnO solution on the electrical properties of drop-cast oxide thin-film transistors. The higher the concentration the larger the amount of remnant InGaZnO solutes, which yields a thicker thin film. Accordingly, the electrical properties were strongly dependent on the concentration. At a high concentration of 0.3 M (or higher), a large current flowed but did not lead to switching characteristics. At a concentration lower than 0.01 M, switching characteristics were observed, but the mobility was small. In addition to a high mobility, sufficient switching characteristics were obtained at a concentration of 0.1 M owing to the appropriate thickness of the semiconductor layer. This study provides a technical basis for the low-cost fabrication of switching devices capable of driving a sensor array.

Organic TFT fabricated on ultra-thin flexible plastic with a rigid glass support

  • Son, Young-Rae;Han, Seung-Hoon;Lee, Sun-Hee;Lee, Ki-Jung;Choi, Min-Hee;Choo, Dong-Joon;Jang, Jin
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2007.08a
    • /
    • pp.756-759
    • /
    • 2007
  • We have fabricated pentacene OTFT on ultra-thin flexible polyimide film with a rigid glass support. Polyimide film of the thickness of $10{\mu}m$ has formed on glass by spin coating from the solution. After the entire OTFT process, the OTFT exhibited a fieldeffect mobility of $0.4\;cm^2/Vs$, an $I_{on}/I_{off}$ ratio of $10^7$ and a subthreshold swing of 0.7 V/dec. The OTFT on polyimide film has been detached from the glass support and laminated on a plastic support of $130\;{\mu}m-thick$ PET film. After the detach process, in spite of the degrading of its field-effect mobility, the OTFT showed high $I_{on}/I_{off}$ as high $as{\sim}10^6$.

  • PDF

4.1” Transparent QCIF AMOLED Display Driven by High Mobility Bottom Gate a-IGZO Thin-film Transistors

  • Jeong, J.K.;Kim, M.;Jeong, J.H.;Lee, H.J.;Ahn, T.K.;Shin, H.S.;Kang, K.Y.;Park, J.S.;Yang, H,;Chung, H.J.;Mo, Y.G.;Kim, H.D.;Seo, H.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2007.08a
    • /
    • pp.145-148
    • /
    • 2007
  • The authors report on the fabrication of thin film transistors (TFTs) that use amorphous indium-gallium-zinc oxide (a-IGZO) channel and have the channel length (L) and width (W) patterned by dry etching. To prevent the plasma damage of active channel, a 100-nm-thckness $SiO_{x}$ by PECVD was adopted as an etch-stopper structure. IGZO TFT (W/L=10/50${\mu}m$) fabricated on glass exhibited the high performance mobility of $35.8\;cm^2/Vs$, a subthreshold gate voltage swing of $0.59V/dec$, and $I_{on/off}$ of $4.9{\times}10^6$. In addition, 4.1” transparent QCIF active-matrix organic light-emitting diode display were successfully fabricated, which was driven by a-IGZO TFTs.

  • PDF

Transparent ZnO based thin film transistors fabricated at room temperature with high-k dielectric $Gd_2O_3$ gate insulators

  • Tsai, Jung-Ruey;Li, Chi-Shiau;Tsai, Shang-Yu;Chen, Jyun-Ning;Chien, Po-Hsiu;Feng, Wen-Sheng;Liu, Kou-Chen
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2009.10a
    • /
    • pp.374-377
    • /
    • 2009
  • The characteristics of the deposited thin films of the zinc oxide (ZnO) at different oxygen pressures will be elucidated in this work. The resistivity of ZnO thin films were dominated by the carrier concentration under high oxygen pressure conditions while controlled by the carrier mobility at low oxygen ambiences. In addition, we will show the characteristics of the transparent ZnO based thin film transistor (TFT) fabricated at a full room temperature process with gate dielectric of gadolinium oxide ($Gd_2O_3$) thin films.

  • PDF

Ultra low temperature polycrystalline silicon thin film transistor using sequential lateral solidification and atomic layer deposition techniques

  • Lee, J.H.;Kim, Y.H.;Sohn, C.Y.;Lim, J.W.;Chung, C.H.;Park, D.J.;Kim, D.W.;Song, Y.H.;Yun, S.J.;Kang, K.Y.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2004.08a
    • /
    • pp.305-308
    • /
    • 2004
  • We present a novel process for the ultra low temperature (<150$^{\circ}C$) polycrystalline silicon (ULTPS) TFT for the flexible display applications on the plastic substrate. The sequential lateral solidification (SLS) was used for the crystallization of the amorphous silicon film deposited by rf magnetron sputtering, resulting in high mobility polycrystalline silicon (poly-Si) film. The gate dielectric was composed of thin $SiO_2$ formed by plasma oxidation and $Al_2O_3$ deposited by plasma enhanced atomic layer deposition. The breakdown field of gate dielectric on poly-Si film showed above 6.3 MV/cm. Laser activation reduced the source/drain resistance below 200 ${\Omega}$/ㅁ for n layer and 400 ${\Omega}$/ㅁ for p layer. The fabricated ULTPS TFT shows excellent performance with mobilities of 114 $cm^2$/Vs (nMOS) and 42 $cm^2$/Vs (pMOS), on/off current ratios of 4.20${\times}10^6$ (nMOS) and 5.7${\times}10^5$ (PMOS).

  • PDF