• Title/Summary/Keyword: Flip chip Bump bonding

Search Result 55, Processing Time 0.021 seconds

Contact Resistance and Thermal Cycling Reliability of the Flip-Chip Joints Processed with Cu-Sn Mushroom Bumps (Cu-Sn 머쉬룸 범프를 이용한 플립칩 접속부의 접속저항과 열 싸이클링 신뢰성)

  • Lim, Su-Kyum;Choi, Jin-Won;Kim, Young-Ho;Oh, Tae-Sung
    • Korean Journal of Metals and Materials
    • /
    • v.46 no.9
    • /
    • pp.585-592
    • /
    • 2008
  • Flip-chip bonding using Cu-Sn mushroom bumps composed of Cu pillar and Sn cap was accomplished, and the contact resistance and the thermal cycling reliability of the Cu-Sn mushroom bump joints were compared with those of the Sn planar bump joints. With flip-chip process at a same bonding stress, both the Cu-Sn mushroom bump joints and the Sn planar bump joints exhibited an almost identical average contact resistance. With increasing a bonding stress from 32 MPa to 44MPa, the average contact resistances of the Cu-Sn mushroom bump joints and the Sn planar bump joints became reduced from $30m{\Omega}/bump$ to $25m{\Omega}/bump$ due to heavier plastic deformation of the bumps. The Cu-Sn mushroom bump joints exhibited a superior thermal cycling reliability to that of the Sn planar bump joints at a bonding stress of 32 MPa. While the contact resistance characteristics of the Cu-Sn mushroom bump joints were not deteriorated even after 1000 thermal cycles ranging between $-40^{\circ}C$ and $80^{\circ}C$, the contact resistance of the Sn planar bump joints substantially increased with thermal cycling.

Overview on Flip Chip Technology for RF Application (RF 응용을 위한 플립칩 기술)

  • 이영민
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.6 no.4
    • /
    • pp.61-71
    • /
    • 1999
  • The recent trend toward higher frequencies, miniaturization and lower-cost in wireless communication equipment is demanding high density packaging technologies such flip chip interconnection and multichip module(MCM) as a substitute of conventional plastic package. With analyzing the recently reported research results of the RF flip chip, this paper presents the technical issues and advantages of RF flip chip and suggest the flip chip technologies suitable for the development stage. At first, most of RF flip chips are designed in a coplanar waveguide line instead of microstrip in order to achieve better electrical performance and to avoid the interaction with a substrate. Secondly, eliminating wafer back-side grinding, via formation, and back-side metallization enables the manufacturing cost to be reduced. Finally, the electrical performance of flip chip bonding is much better than that of plastic package and the flip chip interconnection is more suitable for Transmit/Receiver modules at higher frequency. However, the characterization of CPW designed RF flip chip must be thoroughly studied and the Au stud bump bonding shall be suggested at the earlier stage of RF flip chip development.

  • PDF

Low Temperature Flip Chip Bonding Process

  • Kim, Young-Ho
    • Proceedings of the International Microelectronics And Packaging Society Conference
    • /
    • 2003.09a
    • /
    • pp.253-257
    • /
    • 2003
  • The low temperature flip chip technique is applied to the package of the temperature-sensitive devices for LCD systems and image sensors since the high temperature process degrades the polymer materials in their devices. We will introduce the various low temperature flip chip bonding techniques; a conventional flip chip technique using eutectic Bi-Sn (mp: $138^{\circ}C$) or eutectic In-Ag (mp: $141^{\circ}C$) solders, a direct bump-to-bump bonding technique using solder bumps, and a low temperature bonding technique using low temperature solder pads.

  • PDF

A Study on the Optimization of IR Laser Flip-chip Bonding Process Using Taguchi Methods (다구찌법을 이용한 IR 레이저 Flip-chip 접합공정 최적화 연구)

  • Song, Chun-Sam;Ji, Hyun-Sik;Kim, Joo-Han;Kim, Jong-Hyeong;Ahn, Hyo-Sok
    • Journal of Welding and Joining
    • /
    • v.26 no.3
    • /
    • pp.30-36
    • /
    • 2008
  • A flip-chip bonding system using IR laser with a wavelength of 1064 nm was developed and associated process parameters were analyzed using Taguchi methods. An infrared laser beam is designed to transmit through a silicon chip and used for transferring laser energy directly to micro-bumps. This process has several advantages: minimized heat affect zone, fast bonding and good reliability in the microchip bonding interface. Approximately 50 % of the irradiated energy can be directly used for bonding the solder bumps with a few seconds of bonding time. A flip-chip with 120 solder bumps was used for this experiment and the composition of the solder bump was Sn3.0Ag0.5Cu. The main processing parameters for IR laser flip-chip bonding were laser power, scanning speed, a spot size and UBM thickness. Taguchi methods were applied for optimizing these four main processing parameters. The optimized bump shape and its shear force were modeled and the experimental results were compared with them. The analysis results indicate that the bump shape and its shear force are dominantly influenced by laser power and scanning speed over a laser spot size. In addition, various effects of processing parameters for IR laser flip-chip bonding are presented and discussed.

Study of micro flip-chip process using ABL bumps (ABL 범프를 이용한 마이크로 플립 칩 공정 연구)

  • Ma, Junsung;Kim, Sungdong;Kim, Sarah Eunkyung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.21 no.2
    • /
    • pp.37-41
    • /
    • 2014
  • One of the important developments in next generation electronic devices is the technology for power delivery and heat dissipation. In this study, the Cu-to-Cu flip chip bonding process was evaluated using the square ABL power bumps and circular I/O bumps. The difference in bump height after Cu electroplating followed by CMP process was about $0.3{\sim}0.5{\mu}m$ and the bump height after Cu electroplating only was about $1.1{\sim}1.4{\mu}m$. Also, the height of ABL bumps was higher than I/O bumps. The degree of Cu bump planarization and Cu bump height uniformity within a die affected significantly on the misalignment and bonding quality of Cu-to-Cu flip chip bonding process. To utilize Cu-to-Cu flip chip bonding with ABL bumps, both bump planarization and within-die bump height control are required.

Microstructure and Contact Resistance of the Au-Sn Flip-Chip Joints Processed by Electrodeposition (전기도금법을 이용하여 형성한 Au-Sn 플립칩 접속부의 미세구조 및 접속저항)

  • Kim, S.K.;Oh, T.S.
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.15 no.4
    • /
    • pp.9-15
    • /
    • 2008
  • Microstructure and contact resistance of the Au-Sn solder joints were characterized after flip-chip bonding of the Au/Sn bumps processed by successive electrodeposition of Au and Sn. Microstructure of the Au-Sn solder joints, formed by flip-chip bonding at $285^{\circ}C$ for 30 sec, was composed of the $Au_5Sn$+AuSn lamellar structure. The interlamellar spacing of the $Au_5Sn$+AuSn structure increased by reflowing at $310^{\circ}C$ for 3 min after flip-chip bonding. While the Au-Sn solder joints formed by flip-chip bonding at $285^{\circ}C$ for 30 sec exhibited an average contact resistance of 15.6 $m{\Omega}$/bump, the Au-Sn solder joints reflowed at $310^{\circ}C$ for 3 min after flip-chip bonding possessed an average contact resistance of 15.0 $m{\Omega}$/bump.

  • PDF

Development of Packaging Technology for CdTe Multi-Energy X-ray Image Sensor (CdTe 멀티에너지 엑스선 영상센서 패키징 기술 개발)

  • Kwon, Youngman;Kim, Youngjo;Ryu, Cheolwoo;Son, Hyunhwa;Kim, Byoungwook;Kim, YoungJu;Choi, ByoungJung;Lee, YoungChoon
    • Journal of the Korean Society of Radiology
    • /
    • v.8 no.7
    • /
    • pp.371-376
    • /
    • 2014
  • The process of flip-chip bump bonding, Au wire bonding and encapsulation were sucessfully developed and modularized. The CdTe sensor and ROIC were optimally jointed together at $150^{\circ}C$ and $270^{\circ}C$ respectively under24.5 N for 30s. To make SnAg bump on ROIC easy to be bonded, the higher bonding temperature was established than CdTe sensor's. In addition, the bonding pressure was lowered minimally because CdTe Sensor is easier to break than Si Sensor. CdTe multi-energy sensor module observed were no electrical failures in the joints using developed flip chip bump bonding and Au wire bonding process. As a result of measurement, shearing force was $2.45kgf/mm^2$ and, it is enough bonding force against threshold force, $2kgf/mm^2s$.

Detection of Flip-chip Bonding Error Through Edge Size Extraction of X-ray Image (X선 영상의 에지 추출을 통한 플립칩 솔더범프의 접합 형상 오차 검출)

  • Song, Chun-Sam;Cho, Sung-Man;Kim, Joon-Hyun;Kim, Joo-Hyun;Kim, Min-young;Kim, Jong-Hyeong
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.15 no.9
    • /
    • pp.916-921
    • /
    • 2009
  • The technology to inspect and measure an inner structure of micro parts has become an important tool in the semi-conductor industrial field with the development of automation and precision manufacturing. Especially, the inspection skill on the inside of highly integrated electronic device becomes a key role in detecting defects of a completely assembled product. X-ray inspection technology has been focused as a main method to inspect the inside structure. However, there has been insufficient research done on the customized inspection technology for the flip-chip assembly due to the interior connecting part of flip chip which connects the die and PCB electrically through balls positioned on the die. In this study, therefore, it is implemented to detect shape error of flip chip bonding without damaging chips using an x-ray inspection system. At this time, it is able to monitor the solder bump shape by introducing an edge-extracting algorithm (exponential approximation function) according to the attenuating characteristic and detect shape error compared with CAD data. Additionally, the bonding error of solder bumps is automatically detectable by acquiring numerical size information at the extracted solder bump edges.

Interfacial Microstructure and Mechanical Property of Au Stud Bump Joined by Flip Chip Bonding with Sn-3.5Ag Solder (Au 스터드 범프와 Sn-3.5Ag 솔더범프로 플립칩 본딩된 접합부의 미세조직 및 기계적 특성)

  • Lee, Young-Kyu;Ko, Yong-Ho;Yoo, Se-Hoon;Lee, Chang-Woo
    • Journal of Welding and Joining
    • /
    • v.29 no.6
    • /
    • pp.65-70
    • /
    • 2011
  • The effect of flip chip bonding parameters on formation of intermetallic compounds (IMCs) between Au stud bumps and Sn-3.5Ag solder was investigated. In this study, flip chip bonding temperature was performed at $260^{\circ}C$ and $300^{\circ}C$ with various bonding times of 5, 10, and 20 sec. AuSn, $AuSn_2$ and $AuSn_4$ IMCs were formed at the interface of joints and (Au, Cu)$_6Sn_5$ IMC was observed near Cu pad side in the joint. At bonding temperature of $260^{\circ}C$, $AuSn_4$ IMC was dominant in the joint compared to other Au-Sn IMCs as bonding time increased. At bonding temperature of $300^{\circ}C$, $AuSn_2$ IMC clusters, which were surrounded by $AuSn_4$ IMC, were observed in the solder joint due to fast diffusivity of Au to molten solder with increased bonding temperature. Bond strength of Au stud bump joined with Sn-3.5Ag solder was about 23 gf/bump and fracture mode of the joint was intergranular fracture between $AuSn_2$ and $AuSn_4$ IMCs regardless bonding conditions.

Ultrasonic Bonding of Au Flip Chip Bump for CMOS Image Sensor (CMOS 이미지 센서용 Au 플립칩 범프의 초음파 접합)

  • Koo, Ja-Myeong;Moon, Jung-Hoon;Jung, Seung-Boo
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.14 no.1
    • /
    • pp.19-26
    • /
    • 2007
  • This study was focused on the feasibility of ultrasonic bonding of Au flip chip bumps for a practical complementary metal oxide semiconductor (CMOS) image sensor with electroplated Au substrate. The ultrasonic bonding was carried out with different bonding pressures and times after the atmospheric pressure plasma cleaning, and then the die shear test was performed to optimize the ultrasonic bonding parameters. The bonding pressure and time strongly affected the bonding strength of the bumps. The Au flip chip bumps were successfully bonded with the electroplated Au substrate at room temperature, and the bonding strength reached approximate 73 MPa under the optimum conditions.

  • PDF