Browse > Article
http://dx.doi.org/10.6117/kmeps.2014.21.2.037

Study of micro flip-chip process using ABL bumps  

Ma, Junsung (Graduate School of NID Fusion Technology, Seoul National Univ. of Science and Technology)
Kim, Sungdong (Department of Mechanical System Design Engineering, Seoul National University of Science and Technology)
Kim, Sarah Eunkyung (Graduate School of NID Fusion Technology, Seoul National Univ. of Science and Technology)
Publication Information
Journal of the Microelectronics and Packaging Society / v.21, no.2, 2014 , pp. 37-41 More about this Journal
Abstract
One of the important developments in next generation electronic devices is the technology for power delivery and heat dissipation. In this study, the Cu-to-Cu flip chip bonding process was evaluated using the square ABL power bumps and circular I/O bumps. The difference in bump height after Cu electroplating followed by CMP process was about $0.3{\sim}0.5{\mu}m$ and the bump height after Cu electroplating only was about $1.1{\sim}1.4{\mu}m$. Also, the height of ABL bumps was higher than I/O bumps. The degree of Cu bump planarization and Cu bump height uniformity within a die affected significantly on the misalignment and bonding quality of Cu-to-Cu flip chip bonding process. To utilize Cu-to-Cu flip chip bonding with ABL bumps, both bump planarization and within-die bump height control are required.
Keywords
ABL bump; Flip Chip; Cu bonding; Reliability; Electroplating;
Citations & Related Records
Times Cited By KSCI : 4  (Citation Analysis)
연도 인용수 순위
1 E. Kim, M. Lee, S. Kim and S. E. Kim, "Ti/Cu CMP Process for Wafer Level 3D Integration", J. Microelectron. Packag. Soc., 19(3), 37 (2012).   DOI   ScienceOn
2 N. H. Khan, S. M. Alam and S. Hassoun, "System level comparison of power delivery design for 2D and 3D ICs 3D System Integration", IEEE 3DIC, Osaka, Japan, Sep. 28, 1 (2009).
3 R. Plieninger, M. Dittes and K. Pressel, "Modern IC packaging trends and their reliability implications", Microelectron. Reliab., 46(9), 1868 (2006).   DOI   ScienceOn
4 K. Oh, J. S. Ma, S. Kim and S. E. Kim, "Fabrication of Advanced Bump Layer for IC Power Delivery", J. Nanosci. Nanotech., 13, 6447 (2013).   DOI
5 M. Ketkar and E. Chiprout, "A microarchitecture based framework for pre- and post-silicon power delivery analysis", Microarchitecture, 42, 179 (2009).
6 M. Budnik and K. Roy, "A Power Delivery and Decoupling Network Minimizing Ohmic Loss and Supply Voltage Variation in Silicon Nanoscale Technologies", IEEE Trans. VLSI Systems, 14(12), 1336 (2006).   DOI   ScienceOn
7 G. Schrom, P. Hazucha, J. Hahn, V. Kursun, D. Gardner, S. Narendra, T. Karnik and V. De, "Feasibility of Monolithic and 3D-Stacked DC-DC Converters for Microprocessors in 90 nm Technology Generation", ISLPED, Newport, US, Aug. 9, 263 (2004).
8 I. Song, M. Lee, S. Kim and S. E. Kim, "Development of Cu CMP Process for Cu-to-Cu Wafer Stacking", J. Microelectron. Packag. Soc., 20(4), 81 (2013).   DOI   ScienceOn
9 E. Malysha, U. Landau and S. Chivilikhin, "Modeling the deposit thickness distribution in Cu electroplating of semiconductor wafer interconnects", Proc. of the AIChE, Nov. 16, San Francisco, US (2003).
10 S. Kang, J. Lee, E. Kim, N. Lim, S. Kim, S. Kim and S. E. Kim, "Fabrication and Challenges of Cu-to-Cu Wafer Bonding", J. Microelectron. & Packag. Soc., 19(2), 29 (2012).   DOI   ScienceOn
11 R. Stengl, T. Tan and U. Gsele, "A model for the silicon wafer bonding process", Jpn. J. Appl. Phys., 28(1), 1735 (1989).   DOI
12 K. Oh, J. Ma, S. Kim and S. E. Kim, "Interconnect Process Technology for High Power Delivery and Distribution", J. Microelectron. Packag. Soc., 19(3), 9 (2012).
13 N. H. Khan, S. M. Alam and S. Hassoun, "Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies", IEEE Trans. VLSI systems, 19(4), 647 (2011).   DOI   ScienceOn
14 P. Gueguen, L. Di Cioccio, P. Gergaud, M. Rivoire, D. Scevola, M. Zussy, A. Charvera, L. Ballya, D. Lafonda and L. Clavelier, "Copper direct bonding characterization and its interests for 3D integration", J. Electrochem. Soc., 156(10), H772 (2009).   DOI   ScienceOn