• Title/Summary/Keyword: Design Circuit and Modeling

Search Result 262, Processing Time 0.028 seconds

Circuit Modeling of 3-D Parallel-plate Capacitors Fabricated by LTCC Process

  • Shin, Dong-Wook;Oh, Chang-Hoon;Yun, Il-Gu;Lee, Kyu-Bok;Kim, Jong-Kyu
    • Transactions on Electrical and Electronic Materials
    • /
    • v.5 no.1
    • /
    • pp.19-23
    • /
    • 2004
  • A novel method of high speed, accurate circuit simulation in 3-dimensional (3-D) parallel-plate capacitors is investigated. The basic concept of the circuit simulation methods is partial element equivalent circuit model. The three test structures of 3-D parallel-plate capacitors are fabricated by using multi-layer low-temperature co-fired ceramic (LTCC) process and their S-parameters are measured between 50 MHz and 5 GHz. S-parameters are converted to Y-parameters, for comparing measured data with simulated data. The circuit model parameters of the each building block are optimized and extracted using HSPICE circuit simulator. This method is convenient and accurate so that circuit design applications can be easily manipulated.

Network Modeling and Circuit Characteristics of Aperture-Coupled Vertically Mounted Strip Antenna

  • Kim, Jeong-Phill
    • Journal of electromagnetic engineering and science
    • /
    • v.11 no.2
    • /
    • pp.122-127
    • /
    • 2011
  • A general analysis of an aperture-coupled vertically mounted strip antenna is presented to examine its circuit characteristics. Based on the present analysis, an equivalent circuit model is developed, and an analytic or semi-analytic evaluation of the related circuit element values is described. The effects of structure parameters on the antenna characteristics were studied with the developed equivalent circuit, and the design curves were obtained. To check the validity of the proposed analysis and design theory, two C-band antennas (5.0 GHz and 4.5 GHz) were designed and fabricated. Their computed characteristics, derived from the proposed network analysis, were compared with the measurement and simulation results. The error of the current model in predicting the operating center frequency was less than 0.50 %. In addition, the observed bandwidth was found to be comparable to the conventional microstrip antennas. All the results fully validated the efficiency and accuracy of the proposed analysis and network model.

Bond graph modeling approach for piezoelectric transducer design (압전 트랜스듀서 설계를 위한 bond graph 모델링)

  • 문원규
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1997.10a
    • /
    • pp.265-271
    • /
    • 1997
  • A bond graph modeling approach which is equivalent to a finite element method is formulated in the case of the piezoelectric thickness vibrator. This formulation suggests a new definition of the generalized displacements for a continuous system as well as the piezoelectric thickness vibrator. The newly defined coordinates are illustrated to be easily interpreted physically and easily used in analysis of the system performance. Compared to the Mason equivalent circuit model, the bond graph model offers the primary advantage of physical realizability. Compared to circuit models based on standard discrete electrical elements, the main advantage of the bond graph model is a greater physical accuracy because of the use of multiport energic elements. While results are presented here for the thickness vibrator, the modeling method presented is general in scope and can be applied to arbitrary physical systems.

  • PDF

A Study on Optimized Thermal Analysis Modeling for Thermal Design Verification of a Geostationary Satellite Electronic Equipment (정지궤도위성 전장품의 열설계 검증을 위한 최적 열해석 모델링 연구)

  • Jun Hyoung Yoll;Yang Koon-Ho;Kim Jung-Hoon
    • Transactions of the Korean Society of Mechanical Engineers B
    • /
    • v.29 no.4 s.235
    • /
    • pp.526-536
    • /
    • 2005
  • A heat dissipation modeling method of EEE parts, or semi-empirical heat dissipation method, is developed for thermal design and analysis an electronic equipment of geostationary satellite. The power consumption measurement value of each functional breadboard is used for the heat dissipation modeling method. For the purpose of conduction heat transfer modeling of EEE parts, surface heat model using very thin ignorable thermal plates is developed instead of conventional lumped capacity nodes. The thermal plates are projected to the printed circuit board and can be modeled and modified easily by numerically preprocessing programs according to design changes. These modeling methods are applied to the thermal design and analysis of CTU (Command and Telemetry Unit) and verified by thermal cycling and vacuum tests.

Load Modeling of the Drum Washing Machine Considering the Mechanical Characteristics (역학적 특성을 고려한 드럼세탁기 부하 모델링)

  • Lee, Jung-Hyo;Lee, Won-Chul;Yu, Jae-Sung;Jung, Yong-Chae;Won, Chung-Yuen
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.12 no.6
    • /
    • pp.491-499
    • /
    • 2007
  • The variation of a load characteristic in the motor drive is one of the most important consideration. Because the current flowing into the motor generally varies according to the load variation, it needs to design the motor drive circuit properly in accordance with the load variation. However, the load variation of the drum washing machine is irregular and large due to the water flow and reverse load torque. Therefore, to design the motor drive circuit considering this load pattern, simulation results shows the load pattern modeling of the drum washing machine based on the physical analysis in this paper.

Modeling of EMI Filters and Design Algorithm (EMI필터의 모델링 및 설계 알고리즘)

  • Jung Yong-Chae
    • Proceedings of the KIPE Conference
    • /
    • 2003.07b
    • /
    • pp.913-916
    • /
    • 2003
  • In many cases, ac line EMI filters are designed by trial and error method. Thus, designing a filter is a time-consuming process. To overcome the problem, the newly analytical design procedure is proposed in this paper. Using the modeling circuit of each filter components, the filter design is carried out applicable to both common-mode (CM) and differential-mode (DM). These are verified through the experimental results.

  • PDF

Signal line potential variation analysis and modeling due to switching noise in CMOS integrated circuits (CMOS 집적회로에서 스위칭 노이즈에 의한 신호선의 전압변동 해석 및 모델링)

  • 박영준;김용주;어영선;정주영;권오경
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.35C no.7
    • /
    • pp.11-19
    • /
    • 1998
  • A signal line potential variation due to the delta-I noise was physically investigated in CMOS integrated circuits. An equivalent circuit for the noise analysis was presented. The signal line was modeled as segmented RC-lumped circuits with the ground noise. Then the equivalent circuit was mathematically analyzed. Therebvy a new signal line potential variation model due to the switching mosie was developed. Th emodel was verified with 0.35.mu.m CMOS deivce model parameters. The model has an excellent agreement with HSPICE simulation. Thus the proposed model can be dirctly employed in the industry to design the high-performance integrted circuit design as well as integrated circuit package design.

  • PDF

A design of a lowpass filter using Quad-Spiral Defected Ground Structure (Quad-Spiral Defected Ground Structure를 이용한 저역통과 여파기 설계)

  • Jeong, Yong-Woo;Kim, Chul-Soo;Park, Kyu-Ho;Ahn, Dal
    • Proceedings of the Korea Electromagnetic Engineering Society Conference
    • /
    • 2003.11a
    • /
    • pp.343-346
    • /
    • 2003
  • A new structure to design low pass filters (LPFs) is presented rho proposed structure has the etched shape of Quad-Spiral DGS(Defected Ground Structure) on microstrip transmission lines. By extracting the equivalent circuit elements of unit Quad-Spiral DGS, LPFs are designed easily. The equivalent circuit of Quad-Spiral DGS consists of a step impedance resonator and lumped elements. The proposed LPF provided steep rejection characteristics with 5-poles. Experimental results show excellent agreements with circuit simulation results in wide band and the validity of our circuit modeling for LPF design. The result shows another possibility of Quad Spiral DGS for microwave devices.

  • PDF

A Radiation-hardened Model Design of CMOS Digital Logic Circuit for Nuclear Power Plant IC and its Total Radiation Damage Analysis (원전용 IC를 위한 CMOS 디지털 논리회로의 내방사선 모델 설계 및 누적방사선 손상 분석)

  • Lee, Min-Woong;Lee, Nam-Ho;Kim, Jong-Yeol;Cho, Seong-Ik
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.67 no.6
    • /
    • pp.745-752
    • /
    • 2018
  • ICs(Integrated circuits) for nuclear power plant exposed to radiation environment occur malfunctions and data errors by the TID(Total ionizing dose) effects among radiation-damage phenomenons. In order to protect ICs from the TID effects, this paper proposes a radiation-hardening of the logic circuit(D-latch) which used for the data synchronization and the clock division in the ICs design. The radiation-hardening technology in the logic device(NAND) that constitutes the proposed RH(Radiation-hardened) D-latch is structurally more advantageous than the conventional technologies in that it keeps the device characteristics of the commercial process. Because of this, the unit cell based design of the RH logic device is possible, which makes it easier to design RH ICs, including digital logic circuits, and reduce the time and cost required in RH circuit design. In this paper, we design and modeling the structure of RH D-latch based on commercial $0.35{\mu}m$ CMOS process using Silvaco's TCAD 3D tool. As a result of verifying the radiation characteristics by applying the radiation-damage M&S (Modeling&Simulation) technique, we have confirmed the radiation-damage of the standard D-latch and the RH performance of the proposed D-latch by the TID effects.

An Analysis and Experimental Study for Thermal Design Verification of Satellite Electronic Equipment (인공위성 전장품의 열설계 검증을 위한 해석 및 실험적 연구)

  • Kim Jung-Hoon;Jun Hyoung Yoll;Yang Koon-Ho
    • 한국전산유체공학회:학술대회논문집
    • /
    • 2005.04a
    • /
    • pp.91-95
    • /
    • 2005
  • A heat dissipation modeling method of EEE parts is developed for thermal design and analysis of an satellite electronic equipment. The power consumption measurement value of each functional breadboard is used for the heat dissipation modeling method. For the purpose of conduction heat transfer modeling of EEE parts, surface heat model using very thin ignorable thermal plates is developed instead of conventional lumped capacity nodes. The thermal plates are projected to the printed circuit board and can be modeled and modified easily by numerically preprocessing programs according to design changes. These modeling methods are applied to the thermal design and analysis of CTU and verified by thermal cycling and vacuum tests.

  • PDF