• Title/Summary/Keyword: Complementary metal oxide semiconductor (CMOS)

Search Result 170, Processing Time 0.026 seconds

Design and Implementation of a Low-Complexity Real-Time Barrel Distortion Corrector for Wide-Angle Cameras (광각 카메라를 위한 저 복잡도 실시간 베럴 왜곡 보정 프로세서의 설계 및 구현)

  • Jeong, Hui-Seong;Kim, Won-Tae;Lee, Gwang-Ho;Kim, Tae-Hwan
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.6
    • /
    • pp.131-137
    • /
    • 2013
  • The barrel distortion makes serious problems in a wide-angle camera employing a lens of a short focal length. This paper presents a low-complexity hardware architecture for a real-time barrel distortion corrector and its implementation. In the proposed barrel distortion corrector, the conventional algorithm is modified so that the correction is performed incrementally, which results in the reduction of the number of required hardware modules for the distortion correction. The proposed barrel distortion corrector has a pipelined architecture so as to achieve a high-throughput correction. The correction rate is 74.86 frames per sec at the operating frequency of 314MHz in a $0.11{\mu}m$ CMOS process, where the frame size is $2048{\times}2048$. The proposed barrel distortion corrector is implemented with 14.3K logic gates.

Design of Dual loop PLL with low noise characteristic (낮은 잡음 특성을 가지기 위해 이중 루프의 구조를 가지는 위상고정루프 구현)

  • Choi, Young-Shig;Ahn, Sung-Jin
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.4
    • /
    • pp.819-825
    • /
    • 2016
  • In this paper, a phase locked loop structure with parallel dual loop which have a different bandwidth has been proposed. The bandwidths depending on transfer functions are obtained through dual loops. Two different bandwidths of each loop are used to suppress noise on the operating frequency range. The proposed phase locked loop has two different voltage controlled oscillator gains to control two different wide and narrow loop filters. Furthermore, it has the locking status indicator to achieve an accurate locking condition. The phase margin of $58.2^{\circ}$ for wide loop and $49.4^{\circ}$ for narrow loop is designed for stable operation and the phase margin of $45^{\circ}$ is maintained during both loops work together. It has been designed with a 1.8V 0.18um complementary metal oxide semiconductor (CMOS) process. The simulation results show that the proposed phase locked loop works stably and generates a target frequency.

A 3-GSymbol/s/lane MIPI C-PHY Transceiver with Channel Mismatch Correction Circuit (채널 부정합 보정 회로를 가진 3-GSymbol/s/lane MIPI C-PHY 송수신기)

  • Choi, Seokwon;Song, Changmin;Jang, Young-Chan
    • Journal of IKEEE
    • /
    • v.23 no.4
    • /
    • pp.1257-1264
    • /
    • 2019
  • A 3-GSymbol/s/lane transceiver, which supports the mobile industry processor interface (MIPI) C-physical layer (PHY) specification version 1.1, is proposed. It performs channel mismatch correction to improve the signal integrity that is deteriorated by using three-level signals over three channels. The proposed channel mismatch correction is performed by detecting channel mismatches in the receiver and adjusting the delay times of the transmission data in the transmitter according to the detection result. The channel mismatch detection in the receiver is performed by comparing the phases of the received signals with respect to the pre-determined data pattern transmitted from the transmitter. The proposed MIPI C-PHY receiver is designed using a 65 nm complementary metal-oxide-semiconductor (CMOS) process with 1.2 V supply voltage. The area and power consumption of each transceiver lane are 0.136 ㎟ and 17.4 mW/GSymbol/s, respectively. The proposed channel mismatch correction reduces the time jitter of 88.6 ps caused by the channel mismatch to 34.9 ps.

Non-Metric Digital Camera Lens Calibration Using Ground Control Points (지상기준점을 이용한 비측량용 카메라 렌즈 캘리브레이션)

  • Won, Jae-Ho;So, Jae-Kyeong;Yun, Hee-Cheon
    • Journal of the Korean Society of Surveying, Geodesy, Photogrammetry and Cartography
    • /
    • v.30 no.2
    • /
    • pp.173-180
    • /
    • 2012
  • The most recent, 80 mega pixels digital camera appeared through the development of digital technology, and nonmetric digital cameras have been using in various field of photogrammetry. In this study, we experimented lens calibration using aerial photographs and ground control points. The aerial photographs were taken a non-metric digital camera which is CMOS(Complementary Metal Oxide Semiconductor) 21.1 mega pixels sensor and 35mm lens at a helicopter. And the ground control points were selected on the 1:1,000 plotting origin data. As a result, we calculated focal length, PPA(Principal Point of Autocollimation) and symmetric radial distortion coefficients from the lens. Also, RMSE(root mean square error) and maximum residual of the ground control points from the aerial triangulation were compared before and after calibration. And we found that the accuracy of the after calibration was improved very significantly.

Si-core/SiGe-shell channel nanowire FET for sub-10-nm logic technology in the THz regime

  • Yu, Eunseon;Son, Baegmo;Kam, Byungmin;Joh, Yong Sang;Park, Sangjoon;Lee, Won-Jun;Jung, Jongwan;Cho, Seongjae
    • ETRI Journal
    • /
    • v.41 no.6
    • /
    • pp.829-837
    • /
    • 2019
  • The p-type nanowire field-effect transistor (FET) with a SiGe shell channel on a Si core is optimally designed and characterized using in-depth technology computer-aided design (TCAD) with quantum models for sub-10-nm advanced logic technology. SiGe is adopted as the material for the ultrathin shell channel owing to its two primary merits of high hole mobility and strong Si compatibility. The SiGe shell can effectively confine the hole because of the large valence-band offset (VBO) between the Si core and the SiGe channel arranged in the radial direction. The proposed device is optimized in terms of the Ge shell channel thickness, Ge fraction in the SiGe channel, and the channel length (Lg) by examining a set of primary DC and AC parameters. The cutoff frequency (fT) and maximum oscillation frequency (fmax) of the proposed device were determined to be 440.0 and 753.9 GHz when Lg is 5 nm, respectively, with an intrinsic delay time (τ) of 3.14 ps. The proposed SiGe-shell channel p-type nanowire FET has demonstrated a strong potential for low-power and high-speed applications in 10-nm-and-beyond complementary metal-oxide-semiconductor (CMOS) technology.

Investigation on Etch Characteristics of FePt Magnetic Thin Films Using a $CH_4$/Ar Plasma

  • Kim, Eun-Ho;Lee, Hwa-Won;Lee, Tae-Young;Chung, Chee-Won
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2011.02a
    • /
    • pp.167-167
    • /
    • 2011
  • Magnetic random access memory (MRAM) is one of the prospective semiconductor memories for next generation. It has the excellent features including nonvolatility, fast access time, unlimited read/write endurance, low operating voltage, and high storage density. MRAM consists of magnetic tunnel junction (MTJ) stack and complementary metal-oxide semiconductor (CMOS). The MTJ stack is composed of various magnetic materials, metals, and a tunneling barrier layer. For the successful realization of high density MRAM, the etching process of magnetic materials should be developed. Among various magnetic materials, FePt has been used for pinned layer of MTJ stack. The previous etch study of FePt magnetic thin films was carried out using $CH_4/O_2/NH_3$. It reported only the etch characteristics with respect to the variation of RF bias powers. In this study, the etch characteristics of FePt thin films have been investigated using an inductively coupled plasma reactive ion etcher in various etch chemistries containing $CH_4$/Ar and $CH_4/O_2/Ar$ gas mixes. TiN thin film was employed as a hard mask. FePt thin films are etched by varying the gas concentration. The etch characteristics have been investigated in terms of etch rate, etch selectivity and etch profile. Furthermore, x-ray photoelectron spectroscopy is applied to elucidate the etch mechanism of FePt thin films in $CH_4$/Ar and $CH_4/O_2/Ar$ chemistries.

  • PDF

A Study on the Characteristics of Smartphone Camera as a Medical Radiation Detector (의료 방사선 검출기로써 스마트폰 카메라의 특성에 관한 연구)

  • Kang, Han Gyu;Kim, Ho Chul
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.5
    • /
    • pp.143-151
    • /
    • 2016
  • The aim of this study is to investigate the optimal algorithm to extract medical radiation induced pixel signal from complementary metal-oxide semiconductor (CMOS) sensors of smartphones camera. The pixel intensity and pixel number of smartphone camera were measured as the X-ray dose was increased. The front camera of the smartphone camera has low noise property and excellent dose response as compared to the back camera of the smartphone. The indirect method which uses scintillation crystal in front of the smartphone camera, couldn't improve the X-ray detection efficiency as compared to the direct method which does not use any scintillator in front of the smartphone camera. When we used the algorithm which employing threshold level on the pixel intensity and pixel number, the dose linearity was more higher for the pixel intensity rather for the pixel number. The use of pixel intensity of Y color component which represents the grey scale, would be efficient in terms of the radiation detection efficiency and reducing the complexity of the image processing. We expect that the radiation dose monitoring can be managed effectively and systematically by using the proposed radiation detection algorithm, thus eventually will contribute to the public healthcare.

A Design of CMOS 5GHz VCO using Series Varactor and Parallel Capacitor Banks for Small Kvco Gain (작은 Kvco 게인를 위한 직렬 바랙터와 병렬 캐패시터 뱅크를 이용한 CMOS 5GHz VCO 설계)

  • Mi-Young Lee
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.24 no.2
    • /
    • pp.139-145
    • /
    • 2024
  • This paper presents the design of a voltage controlled oscillator (VCO) which is one of the key building blocks in modern wireless communication systems with small VCO gain (Kvco) variation. To compensate conventional large Kvco variation, a series varactor bank has been added to the conventional LC-tank with parallel capacitor bank array. And also, in order to achieve excellent phase noise performance while maintaining wide tuning range, a mixed coarse/fine tuning scheme(series varactor array and parallel capacitor array) is chosen. The switched varactor array bank is controlled by the same digital code for switched capacitor array without additional digital circuits. For use at a low voltage of 1.2V, the proposed current reference circuit in this paper used a current reference circuit for safety with the common gate removed more safely. Implemented in a TSMC 0.13㎛ CMOS RF technology, the proposed VCO can be tuned from 4.4GH to 5.3GHz with the Kvco (VCO gain ) variation of less than 9.6%. While consuming 3.1mA from a 1.2V supply, the VCO has -120dBc/Hz phase noise at 1MHz offset from the carrier of the 5.3 GHz.

Radiopacity of contemporary luting cements using conventional and digital radiography

  • An, Seo-Young;An, Chang-Hyeon;Choi, Karp-Sik;Huh, Kyung-Hoe;Yi, Won-Jin;Heo, Min-Suk;Lee, Sam-Sun;Choi, Soon-Chul
    • Imaging Science in Dentistry
    • /
    • v.48 no.2
    • /
    • pp.97-101
    • /
    • 2018
  • Purpose: This study evaluated the radiopacity of contemporary luting cements using conventional and digital radiography. Materials and Methods: Disc specimens (N=24, n=6 per group, ø$7mm{\times}1mm$) were prepared using 4 resin-based luting cements (Duolink, Multilink N, Panavia F 2.0, and U-cem). The specimens were radiographed using films, a complementary metal oxide semiconductor (CMOS) sensor, and a photostimulable phosphor plate (PSP) with a 10-step aluminum step wedge (1 mm incremental steps) and a 1-mm-thick tooth cut. The settings were 70 kVp, 4 mA, and 30 cm, with an exposure time of 0.2 s for the films and 0.1 s for the CMOS sensor and PSP. The films were scanned using a scanner. The radiopacity of the luting cements and tooth was measured using a densitometer for the film and NIH ImageJ software for the images obtained from the CMOS sensor, PSP, and scanned films. The data were analyzed using the Kruskal-Wallis and Mann-Whitney U tests. Results: Multilink (3.44-4.33) showed the highest radiopacity, followed by U-cem (1.81-2.88), Panavia F 2.0 (1.51-2.69), and Duolink (1.48-2.59). The $R^2$ values of the optical density of the aluminum step wedge were 0.9923 for the films, 0.9989 for the PSP, 0.9986 for the scanned films, and 0.9266 for the CMOS sensor in the linear regression models. Conclusion: The radiopacities of the luting materials were greater than those of aluminum or dentin at the same thickness. PSP is recommended as a detector for radiopacity measurements because of its accuracy and convenience.

Low Power 31.6 pJ/step Successive Approximation Direct Capacitance-to-Digital Converter (저전력 31.6 pJ/step 축차 근사형 용량-디지털 직접 변환 IC)

  • Ko, Youngwoon;Kim, Hyungsup;Moon, Youngjin;Lee, Byuncheol;Ko, Hyoungho
    • Journal of Sensor Science and Technology
    • /
    • v.27 no.2
    • /
    • pp.93-98
    • /
    • 2018
  • In this paper, an energy-efficient 11.49-bit successive approximation register (SAR) capacitance-to-digital converter (CDC) for capacitive sensors with a figure of merit (FoM) of 31.6 pJ/conversion-step is presented. The CDC employs a SAR algorithm to obtain low power consumption and a simplified structure. The proposed circuit uses a capacitive sensing amplifier (CSA) and a dynamic latch comparator to achieve parasitic capacitance-insensitive operation. The CSA adopts a correlated double sampling (CDS) technique to reduce flicker (1/f) noise to achieve low-noise characteristics. The SAR algorithm is implemented in dual operating mode, using an 8-bit coarse programmable capacitor array in the capacitance-domain and an 8-bit R-2R digital-to-analog converter (DAC) in the charge-domain. The proposed CDC achieves a wide input capacitance range of 29.4 pF and a high resolution of 0.449 fF. The CDC is fabricated in a $0.18-{\mu}m$ 1P6M complementary metal-oxide-semiconductor (CMOS) process with an active area of 0.55 mm2. The total power consumption of the CDC is $86.4{\mu}W$ with a 1.8-V supply. The SAR CDC achieves a measured 11.49-bit resolution within a conversion time of 1.025 ms and an energy-efficiency FoM of 31.6 pJ/step.