Browse > Article
http://dx.doi.org/10.5369/JSST.2018.27.2.93

Low Power 31.6 pJ/step Successive Approximation Direct Capacitance-to-Digital Converter  

Ko, Youngwoon (Department of Electronics Engineering, Chungnam National University)
Kim, Hyungsup (Department of Electronics Engineering, Chungnam National University)
Moon, Youngjin (Department of Electronics Engineering, Chungnam National University)
Lee, Byuncheol (Department of Electronics Engineering, Chungnam National University)
Ko, Hyoungho (Department of Electronics Engineering, Chungnam National University)
Publication Information
Abstract
In this paper, an energy-efficient 11.49-bit successive approximation register (SAR) capacitance-to-digital converter (CDC) for capacitive sensors with a figure of merit (FoM) of 31.6 pJ/conversion-step is presented. The CDC employs a SAR algorithm to obtain low power consumption and a simplified structure. The proposed circuit uses a capacitive sensing amplifier (CSA) and a dynamic latch comparator to achieve parasitic capacitance-insensitive operation. The CSA adopts a correlated double sampling (CDS) technique to reduce flicker (1/f) noise to achieve low-noise characteristics. The SAR algorithm is implemented in dual operating mode, using an 8-bit coarse programmable capacitor array in the capacitance-domain and an 8-bit R-2R digital-to-analog converter (DAC) in the charge-domain. The proposed CDC achieves a wide input capacitance range of 29.4 pF and a high resolution of 0.449 fF. The CDC is fabricated in a $0.18-{\mu}m$ 1P6M complementary metal-oxide-semiconductor (CMOS) process with an active area of 0.55 mm2. The total power consumption of the CDC is $86.4{\mu}W$ with a 1.8-V supply. The SAR CDC achieves a measured 11.49-bit resolution within a conversion time of 1.025 ms and an energy-efficiency FoM of 31.6 pJ/step.
Keywords
Capacitance to digital converter (CDC); Capacitive sensor; Successive approximation register (SAR);
Citations & Related Records
연도 인용수 순위
  • Reference
1 Z. Tan, R. Daamen, A. Humbert, Y. PoNomarev, Y. Chae, and M. Pertijs, "A 1.2-V 8.3-nJ CMOS humidity sensor for RFID applications," IEEE J Solid-State Circuits, Vol. 48(10), pp. 2469-2477, Oct. 2013.   DOI
2 Hesham Omran, Muhammad Arsalan, and Khaled N. Salama., "7.9 pJ/Step energy-efficient multi-slope 13-bit capacitance-to-digital converter" IEEE Trans Circuits Syst II Express Briefs, Vol. 61(8), pp. 589-593, 2014   DOI
3 H. Omran, M. Arsalan, and K. N. Salama, "A robust parasitic-insensitive successive approximation capacitance-todigital converter," in Proc. IEEE CICC, Sep. 2014, pp. 1-4.
4 H. Omran, M. Arsalan, and K. N. Salama, "An integrated energy efficient capacitive sensor digital interface circuit," Sens Actuators A Phys., Vol. 216, pp. 43-51, Sep. 2014.   DOI
5 D.-Y. Shin, H. Lee, and S. Kim, "A delta-sigma interface circuit for capacitive sensors with an automatically calibrated zero point," IEEE Trans Circuits Syst II Express Briefs, Vol. 58(2), pp. 90-94, Feb. 2011.   DOI
6 S. Xia, K. Makinwa, and S. NihtiaNov, "A capacitance-todigital converter for displacement sensing with 17 b resolution and 20 conversion time," in Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2012, pp. 197-198.
7 P. Bruschi, N. Nizza, and M. Piotto, "A current-mode, dual slope, integrated capacitance-to-pulse duration converter," IEEE J Solid-State Circuits, Vol. 42(9), pp. 1884-1891, Sept. 2007.   DOI
8 Z. Tan, S. H. Shalmany, G. C. M. Meijer, and M. A. P. Pertijs, "An energy-efficient 15-bit capacitive-sensor interface based on period modulation," IEEE J Solid-State Circuits, Vol. 47(7), pp. 1703-1711, Jul. 2012.   DOI
9 H. Omran, A. Alhoshany, H. Alahmadi, and K. N. Salama, "A 33fJ/step SAR capacitance-to-digital converter using a chain of inverter-based amplifiers," IEEE Trans Circuits Syst I Regul Pap, Vol. 64(2), pp. 310-321, Feb. 2017.   DOI
10 A. Alhoshany, H. Omran, and K. N. Salama, "A 45.8 fJ/Step, energy efficient, differential SAR capacitance-to-digital converter for capacitive pressure sensing," Sens Actuators A Phys, Vol. 245, pp. 10-18, Jul. 2016.   DOI
11 Y. Jung, Q. Duan, and J. Roh, "A 17.4-bit delta sigma capacitance-to-digital converter for one-terminal capacitive sensors," IEEE Trans Circuits Syst II Express Briefs, Vol. 64(10), pp. 1122-1126, 2017.   DOI