• Title/Summary/Keyword: CMOS inverter

Search Result 127, Processing Time 0.038 seconds

A Wide-Range Dual-Loop DLL using VCDL with Transmission Gate Inverters (TG Inverter VCDL을 사용한 광대역 Dual-Loop DLL)

  • Lee, Seok-Ho;Kim, Sam-Dong;Hwang, In-Seok
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.829-832
    • /
    • 2005
  • This paper describes a wide-range dual-loop Delay Locked Loop (DLL) using Voltage Controlled Delay Line (VCDL) based on Transmission Gate(TG) inverters. One loop is used when the minimum VCDL delay is greater than a half of $T_{REF}$, the reference clock period. The other loop is initiated when the minimum delay is less than $0.5{\times}T_{REF}$. The proposed VCDL improves the dynamic operation range of a DLL. The DLL with a VCDL of 10 TG inverters provides a lock range from 70MHz to 700MHz when designed using $0.18{\mu}m$ CMOS technology with 1.8 supply voltage. The DLL consumes 11.5mW for locking operation with a 700MHz reference clock. The proposed DLL can be used for high-speed memory devices and processors, communication systems, high-performance display interfaces, etc.

  • PDF

Design and Implementation of High-Efficiency, Low-Power Switched-Capacitor DC-DC Converter (고효율, 저전력 Switched-Capacitor DC-DC 변환기의 설계 및 구현)

  • Kim, Nam-Kyun;Kim, Sang-Cheol;Bahng, Wook;Song, Geun-Ho;Kim, Eun-Dong
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.07a
    • /
    • pp.523-526
    • /
    • 2001
  • In this paper, we design and fabricate the high-efficiency and low-power switched-capacitor DC-DC converter. This converter consists of internal oscillator, output driver and output switches. The internal oscillator has 100kHz oscillation frequency and the output switches composed of one pMOS transistor and three nMOS transistors. According to the configuration of two external capacitors, the converter has three functions that are the Inverter, Doubler and Divider. The proposed converter is fabricated through the 0.8$\mu\textrm{m}$ 2-poly, 2-metal CMOS process. The simulation and experimental result for fabricated IC show that the proposed converter has the voltage conversion efficiency of 98% and power efficiency more than 95%.

  • PDF

A set of self-timed latches for high-speed VLSI

  • 강배선;전영현
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.534-537
    • /
    • 1998
  • In this paper, a set of novel self-timed latches are introduced and analyzed. These latches have no back-to-back connection as in conventional self-timed latch, and both inverting and noninerting outputs are evaluated simultaneously leading to thigher oepating frequencies. Power consumption of these latches ar ealso comparable to or less than that of conventional circuits. Novel type of cross-coupled inverter used in the proosed circuits implements static operatin without signal fighting with the main driver during signal transition. Proposed latches ar tested using a 0.6.mu.m triple-poly triple-metal n-well CMOS technology. The resutls indicates that proposed active-low sefl-timed latch (ALSTL) improves speed by 14-34% over conventional NAND SR latch, while in active-high self-timed latch (AHSTL) the improvements are 15-35% with less power as compared with corresponding NORA SR latch. These novel latches have been successfully implemented in a high-speed synchronous DRAM (SDRAM).

  • PDF

An Enhanced Architecture of CMOS Phase Frequency Detector to Increase the Detection Range

  • Thomas, Aby;Vanathi, P.T.
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.14 no.2
    • /
    • pp.198-201
    • /
    • 2014
  • The phase frequency detector (PFD) is one of the most important building blocks of a phase locked Loop (PLL). Due to blind-zone problem, the detection range of the PFD is low. The blind zone of a PFD directly depends upon the reset time of the PFD and the pre-charge time of the internal nodes of the PFD. Taking these two parameters into consideration, a PFD is designed to achieve a small blind zone closer to the limit imposed by process-voltage-temperature variations. In this paper an enhanced architecture is proposed for dynamic logic PFD to minimize the blind-zone problem. The techniques used are inverter sizing, transistor reordering and use of pre-charge transistors. The PFD is implemented in 180 nm technology with supply voltage of 1.8 V.

Switch Level Logic Simulator Using Polynomial MOS Delay Model (다형식 MOS 지연시간 모델을 이용한 스윗치레벨 논리 시뮬레이터)

  • Jun, Young-Hyun;Jun, Ki;Park, Song-Bai
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.25 no.6
    • /
    • pp.700-709
    • /
    • 1988
  • A new technique is proposed for switch-level logic simulation for NMOS and CMOS logic circuits. For the simple inverter the rise or fall delay time is approximated by a product of polynomials of the input waveform slope, the output loading capacitance and the device configuration ratio, the polynomial coefficients being so determined as to best fit the SPICE simuladtion results for a given fabrication process. This approach can easily and accurately be extened to the case of multiple input transitions. The simulation results show that proposed method can predict the delay times within 5% error and with a speed up by a factor of three orders of magnitude for several circuits tested, as compared with the SPICE simulation.

  • PDF

Design of a Latchup-Free ESD Power Clamp for Smart Power ICs

  • Park, Jae-Young;Kim, Dong-Jun;Park, Sang-Gyu
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.8 no.3
    • /
    • pp.227-231
    • /
    • 2008
  • A latchup-free design based on the lateral diffused MOS (LDMOS) adopting the "Darlington" approaches was designed. The use of Darlington configuration as the trigger circuit results in the reduction of the size of the circuit when compared to the conventional inverter driven RC-triggered MOSFET ESD power clamp circuits. The proposed clamp was fabricated using a $0.35{\mu}m$ 60V BCD (Bipolar CMOS DMOS) process and the performance of the proposed clamp was successfully verified by TLP (Transmission Line Pulsing) measurements.

High performance inkjet printed polymer CMOS integrated circuits

  • Baeg, Kang-Jun;Kim, Dong-Yu;Koo, Jae-Bon;Jung, Soon-Won;You, In-Kyu;Noh, Yong-Young
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2009.10a
    • /
    • pp.67-70
    • /
    • 2009
  • Printed electronics are emerging technology to realize various microelectronic devices via a cost-effective method. Here we introduce high performance inkjet printed polymer field-effect transistors and application to complementary integrated circuits with p-type and n-type conjugated polymers. The performance of devices highly depends on the selection of dielectrics, printing condition and device architecture. The device optimization and performances of various integrated circuits, e.g., complementary inverters and ring oscillators will be mainly discussed in this talk.

  • PDF

Register Controlled Delay-locked Loop using Delay Monitor Scheme (Delay Monitor Scheme을 사용한 Register Controlled Delay-locked Loop)

  • 이광희;노주영;손상희
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.17 no.2
    • /
    • pp.144-149
    • /
    • 2004
  • Register Controlled DLL with fast locking and low-power consumption, is described in this paper. Delay monitor scheme is proposed to achieve the fast locking and inverter is inserted in front of delay line to reduce the power consumption, also. Proposed DLL was fabricated in a 0.6${\mu}{\textrm}{m}$ 1-poly 3-metal CMOS technology. The proposed delay monitor scheme enables the DLL to lock to the external clock within 4 cycles. The power consumption is 36㎽ with 3V supply voltage at 34MHz clock frequency.

5-T and 6-T thermometer-code latches for thermometer-code shift-register

  • Woo, Ki-Chan;Yang, Byung-Do
    • ETRI Journal
    • /
    • v.43 no.5
    • /
    • pp.900-908
    • /
    • 2021
  • This paper proposes thermometer-code latches having five and six transistors for unidirectional and bidirectional thermometer-code shift-registers, respectively. The proposed latches omit the set and reset transistors by changing from two supply voltage nodes to the set and reset signals in the cross-coupled inverter. They set or reset the data by changing the supply voltage to ground in either of two inverters. They reduce the number of transistors to five and six compared with the conventional thermometer-code latches having six and eight transistors, respectively. The proposed thermometer-code latches were simulated using a 65 nm complementary metal-oxide-semiconductor (CMOS) process. For comparison, the proposed and conventional latches are adapted to the 64 bit thermometer-code shift-registers. The proposed unidirectional and bidirectional shift-registers occupy 140 ㎛2 and 197 ㎛2, respectively. Their consumption powers are 4.6 ㎼ and 5.3 ㎼ at a 100 MHz clock frequency with the supply voltage of 1.2 V. They decrease the areas by 16% and 13% compared with the conventional thermometer-code shift-register.

A Design of 0.357 ps Resolution and 200 ps Input Range 2-step Time-to-Digital Converter (0.357 ps의 해상도와 200 ps의 입력 범위를 가진 2단계 시간-디지털 변환기의 설계)

  • Park, An-Soo;Park, Joon-Sung;Pu, Young-Gun;Hur, Jeong;Lee, Kang-Yoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.5
    • /
    • pp.87-93
    • /
    • 2010
  • This paper presents a high resolution, wide input range 2-step time-to-digital converter used in digital PLL. TDC is used to compare the DPLL output frequency with reference frequency and should be implemented with high resolution to improve the phase noise of DPLL. The conventional TDC consists of delay line realized inverters, whose resolution is determined by delay time of inverter and transistor size, resulting in limited resolution. In this paper, 2-step TDC with phase-interpolation and Time Amplifier is proposed to meet the high resolution and wide input range by implement the delay time less than an inverter delay. The gain of Time Amplifier is improved by using the delay time difference between two inverters. It is implemented in $0.13{\mu}m$ CMOS process and the die area is $800{\mu}m{\times}850{\mu}m$ Current consumption is 12 mA at the supply voltage of 1.2 V. The resolution and input range of the proposed TDC are 0.357 ps and 200 ps, respectively.