• Title/Summary/Keyword: 레지듀

Search Result 10, Processing Time 0.025 seconds

An Implementation of Digital Filters Usign the Residue Number System of small Modulus (소 모듈러스들로 구성된 RNS를 사용한 디지털 필터의 실현)

  • Lee, Jeong-Mun;Bae, Jeong-Lee;Choe, Gye-Geun
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.20 no.6
    • /
    • pp.6-10
    • /
    • 1983
  • In this paper, an implementation method for digital filters using the residue arithmetic is proposed. This method can be used for processing digital signals with larger number of bits by applying the idea of the bit-slice algorithm, while previous residue digital filters can process digital signals with only a small number of bits. Furthermore, high-speed residue addition, subtrac-tion, and multiplication using look-up tables make it possible to get more flexible filters. Everything that is mentioned above is proved by implementing a cascade fourth-order Butterworth lowpass digital filter using this method.

  • PDF

Directly A/R converted RNS Digital Filter (A/R 직접변환 RNS 디지털 필터)

  • Kim, Deok-Hyeon;Kim, Seon-Yeong;Kim, Jae-Gong
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.22 no.5
    • /
    • pp.62-68
    • /
    • 1985
  • Recently, because of its pecularity, the Residue Number System has been considerable interest in spacial purpose signal processing. In this paper, a realization of digital filter based on residue properties were considered. To get the residue code directly from the analog input, a direct analog to residue conversion scheme were proposed. Finally error analysis is discussed and scaling error model is established.

  • PDF

A Theoretical Consideration of Complex Processor Using RNS (Residue 수체계에 의한 복소 프로세서의 이론적 고찰)

  • Kim, Duck-Hyun;Kim, Jae-Kong
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.20 no.6
    • /
    • pp.69-74
    • /
    • 1983
  • This paper discussed the high speed complex multiplier based on the Residue Number System (RNS) using combinational logic circuits. In addition, the sigil determination and overflow correction problem in residue addition has been studied. The estimated multiplication time of considered processor were about 53.15 ns.

  • PDF

Digital Calibration Technique for Cyclic ADC based on Digital-Domain Averaging of A/D Transfer Functions (아날로그-디지털 전달함수 평균화기법 기반의 Cyclic ADC의 디지털 보정 기법)

  • Um, Ji-Yong
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.54 no.6
    • /
    • pp.30-39
    • /
    • 2017
  • A digital calibration technique based on digital-domain averaging for cyclic ADC is proposed. The proposed calibration compensates for nonlinearity of ADC due to capacitance mismatch of capacitors in 1.5-bit/stage MDAC. A 1.5-bit/stage MDAC with non-matched capacitors has symmetric residue plots with respect to the ideal residue plot. This intrinsic characteristic of residue plot of MDAC is reflected as symmetric A/D transfer functions. A corrected A/D transfer function can be acquired by averaging two transfer functions with non-linearity, which are symmetric with respect to the ideal analog-digital transfer function. In order to implement the aforementioned averaging operation of analog-digital transfer functions, a 12-bit cyclic ADC of this work defines two operational modes of 1.5-bit/stage MDAC. By operating MDAC as the first operational mode, the cyclic ADC acquires 12.5-bits output code with nonlinearity. For the same sampled input analog voltage, the cyclic ADC acquires another 12.5-bits output code with nonlinearity by operating MDAC as the second operational mode. Since analog-digital transfer functions from each of operational mode of 1.5-bits/stage MDAC are symmetric with respect to the ideal analog-digital transfer function, a corrected 12-bits output code can be acquired by averaging two non-ideal 12.5-bits codes. The proposed digital calibration and 12-bit cyclic ADC are implemented by using a $0.18-{\mu}m$ CMOS process in the form of full custom. The measured SNDR(ENOB) and SFDR are 65.3dB (10.6bits) and 71.7dB, respectively. INL and DNL are measured to be -0.30/-0.33LSB and -0.63/+0.56LSB, respectively.

Estimation of Damping Matrices for Dynamic Systems (동적 시스템의 감쇠행렬 추정)

  • Lee, Gun-Myung;Kim, Kyung-Ju;Ju, Young-Ho
    • Transactions of the Korean Society for Noise and Vibration Engineering
    • /
    • v.19 no.10
    • /
    • pp.1021-1027
    • /
    • 2009
  • Finite element models of dynamic systems can be updated in two stages. In the first stage, mass and stiffness matrices are updated neglecting damping. In the second stage, a damping matrix is estimated with the mass and stiffness matrices fixed. Methods to estimate a damping matrix for this purpose are proposed in this paper. For a system with proportional damping, a damping matrix is estimated using the modal parameters extracted from the measured responses and the modal matrix calculated from the mass and stiffness matrices from the first stage. For a system with non-proportional damping, a damping matrix is estimated from the impedance matrix which is the inverse of the FRF matrix. Only one low or one column of the FRF matrix is measured, and the remaining FRFs are synthesized to obtain a full FRF matrix. This procedure to obtain a full FRF matrix saves time and effort to measure FRFs.

RNS to Binary Converter Using Overlapped multiple-bit scanning method. (중첩 다중비트 주사기법을 사용하여 레지듀에서 이진수로 변환하는 컨버터)

  • 장상동;김우완
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 1999.10c
    • /
    • pp.39-41
    • /
    • 1999
  • 최근의 보편적인 컴퓨터 응용분야인 컴퓨터 그래픽, 패턴인식, 음성 출력 등과 같은 제분야에서는 대용량의 데이터를 실시간으로 처리하는 것이 필수적이다. RNS는 캐리부재, 병렬처리 등의 특징을 가지므로 대용량 데이터의 실시간 처리를 지원하는 장치의 개발에 큰 이점이 있다. 본 논문에서는 RNS에서 웨이티드 수체계로 변환하는 방법을 유도하고 구현한다. 이 방법은 연산의 비트수가 증가하더라도 고정된 연산의 단계를 거치게 되고, 여기에서 이 방법의 효율성이 커진다. 이는 중첩 비트 주사기법을 CRT 변환시에 적용하는 새로운 방법이다. 그리고, 변환식의 유도와 실제 시뮬레이션의 결과를 타 시스템과 비교하여 본 논문의 방법이 타당함을 보여준다. 그 결과, 기존의 승산기보다 많은 하드웨어를 요구하지만, 이는 최근의 반도체 집적기술의 발전으로 인하여 큰 문제가 되지 않고, 반면에 병렬 t행과 캐리 부재의 특성으로 인해 기존의 방법보다 속도를 향상시킬 수 있다.

  • PDF

A Study on Estimation of Contribution for Noise of rail of Subway and Locomotive - Effect of building structure on vibration of subway by multi-dimensional spectral analysis - (지하철레일 및 전동차 소음에 대한 기여도 평가의 연구 - 다차원 스펙트럼 해석에 의한 지하철 진동의 건축구조물에 미치는 영향 -)

  • 오재응;강호정;차일환
    • The Journal of the Acoustical Society of Korea
    • /
    • v.4 no.3
    • /
    • pp.21-32
    • /
    • 1985
  • 서로 상관관계가 있는 다입력원 진동계의 진동원을 규명하기 위한 방법을 제안하였다. 다차원 스펙트럼 해석을 이용함으로써 지하철 진동의 가장 중요한 진동원을 발견하였다. 이 분석은 진동의 전 달경로가 매우 복잡할 때 다입력-단일출력으로 모델화 하여 분석하는 방법이다. 또한 레지듀 스펙트럼 분석과 부분기여함수의 개념을 적용하여 지하철 진동이 콘크리트 구조물의 진동에 미치는 영향을 마이 크로 컴퓨터로 계산하였다. 이러한 연구의 결과로 지하철 진동의 다차원 스펙트럼의 오버올레벨을 측정 치와 비교하였다.

  • PDF

Multiplier Using CRT and Overlapped Multiple-bit Scanning Method (CRT와 중첩다중비트 주사기법을 접목한 승산기)

  • 김우완;장상동
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.30 no.12
    • /
    • pp.749-755
    • /
    • 2003
  • Digital signal processing hardware based in RNS is currently considered as an important method for high speed and low cost hardware realization. This research designs and implements the method for conversion from a specific residue number system with moduli of the from $(2^k-1, 2^k, 2^k+1)$ to a weighted number system. Then, it simulates the implementation using a overlapped multiple-bit scanning method in the process of CRT conversion. In conclusion, the simulation shows that the CRT method which is adopted in this research, performs arithmetic operations faster than the traditional approaches, due to advantages of parallel processing and carry-free arithmetic operation.

A Study on the F.E. Model Updating and Optimization for Vehicle Subframe (차량 서브프레임의 유한요소 모델의 개선 및 최적화에 대한 연구)

  • 허덕재;이근수;홍석윤;박태원
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.10 no.2
    • /
    • pp.220-227
    • /
    • 2002
  • This paper describes an integrated approach process to carry out pre-test, model correlation and updating analysis on the sub-frame of a vehicle. In this study, it was found that the modal test could be more efficient when the exciting point was selected on the area with high driving point residue. Such area could be located with the aid of finite element modal analysis. The model correlation was appraised in conjunction with the modal parameters between modal test and finite elements analysis. Also, the finite element model updating was obtained the good resultant using the iteration method based on sensitivity analysis results that carried out the variation of natural frequencies and MAC for the material properties. Finally, optimization of vehicle subframe was carried out the analysis of core location and physical properties by tow steps.

Data-Driven Signal Decomposition using Improved Ensemble EMD Method (개선된 앙상블 EMD 방법을 이용한 데이터 기반 신호 분해)

  • Lee, Geum-Boon
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.19 no.2
    • /
    • pp.279-286
    • /
    • 2015
  • EMD is a fully data-driven signal processing method without using any predetermined basis function and requiring any user parameters setting. However EMD experiences a problem of mode mixing which interferes with decomposing the signal into similar oscillations within a mode. To overcome the problem, EEMD method was introduced. The algorithm performs the EMD method over an ensemble of the signal added independent identically distributed white noise of the same standard deviation. Even so EEMD created problems when the decomposition is complete. The ensemble of different signal with added noise may produce different number of modes and the reconstructed signal includes residual noise. This paper propose an modified EEMD method to overcome mode mixing of EMD, to provide an exact reconstruction of the original signal, and to separate modes with lower cost than EEMD's. The experimental results show that the proposed method provides a better separation of the modes with less number of sifting iterations, costs 20.87% for a complete decomposition of the signal and demonstrates superior performance in the signal reconstruction, compared with EEMD.