Browse > Article
http://dx.doi.org/10.5573/ieie.2017.54.6.30

Digital Calibration Technique for Cyclic ADC based on Digital-Domain Averaging of A/D Transfer Functions  

Um, Ji-Yong (Dept. of Electronic Engineering, Hannam University)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.54, no.6, 2017 , pp. 30-39 More about this Journal
Abstract
A digital calibration technique based on digital-domain averaging for cyclic ADC is proposed. The proposed calibration compensates for nonlinearity of ADC due to capacitance mismatch of capacitors in 1.5-bit/stage MDAC. A 1.5-bit/stage MDAC with non-matched capacitors has symmetric residue plots with respect to the ideal residue plot. This intrinsic characteristic of residue plot of MDAC is reflected as symmetric A/D transfer functions. A corrected A/D transfer function can be acquired by averaging two transfer functions with non-linearity, which are symmetric with respect to the ideal analog-digital transfer function. In order to implement the aforementioned averaging operation of analog-digital transfer functions, a 12-bit cyclic ADC of this work defines two operational modes of 1.5-bit/stage MDAC. By operating MDAC as the first operational mode, the cyclic ADC acquires 12.5-bits output code with nonlinearity. For the same sampled input analog voltage, the cyclic ADC acquires another 12.5-bits output code with nonlinearity by operating MDAC as the second operational mode. Since analog-digital transfer functions from each of operational mode of 1.5-bits/stage MDAC are symmetric with respect to the ideal analog-digital transfer function, a corrected 12-bits output code can be acquired by averaging two non-ideal 12.5-bits codes. The proposed digital calibration and 12-bit cyclic ADC are implemented by using a $0.18-{\mu}m$ CMOS process in the form of full custom. The measured SNDR(ENOB) and SFDR are 65.3dB (10.6bits) and 71.7dB, respectively. INL and DNL are measured to be -0.30/-0.33LSB and -0.63/+0.56LSB, respectively.
Keywords
cyclic ADC;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 G.-Y. Huang, S.-J. Chang, C.-C. Liu and Y.-Z. Lin, "A 1-${\mu}W$ 10-bit 200-kS/s SAR ADC with a bypass window for biomedical applications," IEEE J. Solid-State Circuits, vol. 47, no. 11, pp. 2783-2795, Nov. 2012.   DOI
2 W. Liu, P. Huang and Y. Chiu, "A 12-bit, 45-MS/s, 3-mW redundant successive approximation register analog-to-digital converter with digital calibration," IEEE J. Solid-State Circuits, vol. 46, no. 11. pp. 2661-2672, Nov. 2011.   DOI
3 J. J. Kim, C.-H. Cho, K.-Y. Chae and S. Byun, "A low-power/high-resolution dual mode analog-to-digital converter for wireless sensor applications," IEICE Electronics Express, vol. 8, no. 20, pp. 1730-1735, 2011.   DOI
4 H.-C. Hong and G.-M Lee, "A 65-fJ/conversion-step 0.9-V 200-kS/s rail-to-rail 8-bit successive approximation ADC," IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2161-2168, Oct. 2007.   DOI
5 Y. Zhang, H. Chen, G. Guo and Y. Yan, "Energy-efficient hybrid split capacitor switching scheme for SAR ADCs," IEICE Electronics Express, vol. 13, no. 7, pp. 1-5, 2016
6 R. Xu, B. Liu and J. Yuan, "Digitally calibrated 768-kS/s minimum-size SAR ADC array with dithering," IEEE J. Solid-State Circuits, vol. 47, no. 9, pp. 2129-2140, Sep. 2012.   DOI
7 J. Gao and G. Li, "Signal independent digital calibration technique for SAR ADC with one bit redundancy," IEICE Electronics Express, vol. 12, no. 9, pp. 1-4, 2015.
8 J.-Y. Um, Y.-J. Kim, E.-W. Song, J.-Y. Sim and H.-J. Park, "A digital-domain calibration of split-capacitor DAC for a differential SAR ADC without additional analog circuits," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 11, pp. 2845-2856, Nov. 2013.   DOI
9 L. Du, N. Ning, S. Wu, Q. Yu and Y. Liu, "A digital background calibration technique for SAR ADC based on capacitor swapping," IEICE Electronics Express, vol. 11, no. 12, pp. 1-11, 2014.
10 P. W. Li, M. J. Chin, P. R. Gray and R. Castello, "A ratio-independent algorithmic analog-to-digital conversion technique," IEEE J. Solid-State Circuits, vol. 19, no. 6, pp. 828-836, Dec. 1984.   DOI
11 J.-Y. Um et. al., "A 416-kS/s 12-bit algorithmic ADC compensating capacitance mismatch of MDAC in Digital Domain," in Int. Conf. on Electronic Information Communication(ICEIC), Feb. 2013.
12 B. Razavi, Principles of data conversion system design. Wiley-IEEE press, 1994.
13 J.-S. Park et al., "A 12b 100MS/s three-step hybrid pipeline ADC based on time-interleaved SAR ADCs," J. Semicond. Tech. Sci., vol. 14, no. 2, 189-197, Apr. 2014.   DOI
14 W. Liu and Y. Chiu, "An equalization-based adaptive digital background calibration technique for successive approximation analog-to-digital converters," Inter. conf. on ASIC(ASICON), 289-292, Oct. 2007.
15 J. A. M. Jarvinen, M. Saukoski and K. A. I. Halonen, "A 12-bit ratio-independent algorithmic A/D converter for a capacitive sensor interface," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 3, pp. 730-740, Apr. 2008.   DOI
16 B. G. Lee and R. M. Tsang, "A 10-bit 50 MS/s pipelined ADC with capacitor-sharing and variable-gm opamp," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 883-890, Mar. 2009.   DOI
17 J.-S. Lee, D.-H. Yeo, J.-Y. Um, E.-W. Song, J.-Y. Sim, H.-J. Park, S.-M. Seo, M.-H. Shin, D.-H. Cha and H. Lee, "A 10-touch capacitive touch sensor circuit with the time-domain input-node isolation,"in SID Symp. Dig. Tech. Papers, Jun. 2012.