• Title/Summary/Keyword: time clock

Search Result 819, Processing Time 0.021 seconds

A New ASIC Design of Digital Hologram Generation Circuit for 12×12 Block (12×12 블록의 디지털 홀로그램 생성 회로의 ASIC 설계)

  • Lee, Yoon-Hyuk;Kim, Dong-Wook;Seo, Young-Ho
    • Journal of Broadcast Engineering
    • /
    • v.21 no.6
    • /
    • pp.944-956
    • /
    • 2016
  • In this paper, we propose a new hardware architecture to generate computer-generated holograms based on the block based calculation method and implement a VLSI (very large scaled integrated circuit) in ASIC (application specific integrated circuit) environment. The proposed hardware has a structure that can produce a part of a hologram in the unit of a block in parallel. After calculating a block of a hologram by using an object point, the calculation is repeated to all object points and intermediate results from them are accumulated to produce a final block of a hologram. Through this structure, we can make various size of holograms with the optimized memory access in real-time operation. The proposed hardware was implemented in the Hynix 0.18um CMOS technology of Magna chip Inc. and has 876,608 gate counts. It can generate complex holograms unlike the previous researches and stably operate in the clock frequency of 200MHz.

Design of Measuring Trays in the Irrigation System Using Drainage Electrodes for Tomato Perlite Bed Culture (토마토 펄라이트 베드재배시 배액전극 제어법에 적합한 측정틀 설계)

  • Kim, Sung-Eun;Kim, Young-Shik;Sim, Sang-Youn
    • Horticultural Science & Technology
    • /
    • v.29 no.6
    • /
    • pp.568-574
    • /
    • 2011
  • Measuring tray as a component in irrigation control system using drainage electrodes was designed and applied for tomato perlite bed culture, and the effectiveness of the irrigation control system was investigated in terms of cultural development and cultivation costs. Five different types of measuring trays equipped with drainage electrodes were tested and the traditional tray was used as the control equipped with time clock. After the first experiment, "Tube-2" was removed because of instability of water content in the substrate. After second experiment, "Tube-1" was removed because of instability of water content in the substrate and low plant yields. In third experiment, "Up-Board" exhibited the best stability in water contents and yields as well as efficiencies in water and fertilizer utilization. The "Up-Board" was the most economical and the easiest system among the tested trays. Therefore, the "Up-Board" system was concluded as the excellent design to apply for the control method using drainage electrodes for tomato perlite bed culture.

Performance Analysis of the KOMPSAT-1 Orbit Determination Using GPS Navigation Solutions (GPS 항행해를 이용한 아리랑 1호의 궤도결정 성능분석 연구)

  • Kim, Hae-Dong;Choi, Hae-Jin;Kim, Eun-Kyou
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.32 no.4
    • /
    • pp.43-52
    • /
    • 2004
  • In this paper, the performance of the KOMPSAT-1 orbit determination (OD) accuracy at the ground station was analyzed by using the flight data. The Bayesian least squares estimation was used for the orbit determination and the assessment of the orbit accuracy was evaluated based on orbit overlap comparisons. We also compared the result from OD using GPS navigation solutions with NORAD TLE and the result from OD using range data. Furthermore, the effect of observation type and OBT drift on the accuracy was investigated. As a consequence, It is shown that the OD accuracy using only GPS position data is on the order of 5m RMS (Root Mean Square) with 4 hrs arc overlap for the 30hr arc and the GPS velocity data is not proper as a observation for the OD due to its inferior quality. The significant deterioration of the accuracy due to the critical clock bias was not founded by means of the comparison of OD result from other observations.

Webdrama Analysis and Recommendation using Text Mining and Opinion Mining Technique of Social Media (소셜미디어 빅데이터의 텍스트 마이닝과 오피니언 마이닝 기법을 활용한 웹드라마 분석과 제안)

  • Oh, Se-Jong;Kim, Kenneth Chi Ho
    • Cartoon and Animation Studies
    • /
    • s.44
    • /
    • pp.285-306
    • /
    • 2016
  • With the increase use of smartphones, users can consume contents such as webtoon, webnovel and TV drama directly provided by the producers. In this Direct-to-Consumer era, webdrama services from the portal websites are increasing rapidly. Webdramas such as , , and can be analyzed in real time using responses such as unique users, likes, and comments. The analyses used in this research were Social Media Big Data Mining Method and Opinion Mining Method. Specific key words from webdrama can be extracted and viewers positive, neutral or negative emotion can be predicted from the words. The analyses of popular webdramas showed that the established K-Pop Idol member appearance and servicing portal site greatly influence the views, traffics, comments, and likes. Also, 'Mobile TV' proved the effectiveness as another platform other than television. Mobile targeted contents and robust business models still to be developed and identified. Overcoming these few tasks, Korea will be proven to be a webdrama content powerhouse.

Low-power Hardware Design of Deblocking Filter in HEVC In-loop Filter for Mobile System (모바일 시스템을 위한 저전력 HEVC 루프 내 필터의 디블록킹 필터 하드웨어 설계)

  • Park, Seungyong;Ryoo, Kwangki
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.21 no.3
    • /
    • pp.585-593
    • /
    • 2017
  • In this paper, we propose a deblocking filter hardware architecture for low-power HEVC (High-Efficiency Video Coding) in-loop for mobile systems. HEVC performs image compression on a block-by-block basis, resulting in blockage of the image due to quantization error. The deblocking filter is used to remove the blocking phenomenon in the image. Currently, UHD video service is supported in various mobile systems, but power consumption is high. The proposed low-power deblocking filter hardware structure minimizes the power consumption by blocking the clock to the internal module when the filter is not applied. It also has four parallel filter structures for high throughput at low operating frequencies and each filter is implemented in a four-stage pipeline. The proposed deblocking filter hardware structure is designed with Verilog HDL and synthesized using TSMC 65nm CMOS standard cell library, resulting in about 52.13K gates. In addition, real-time processing of 8K@84fps video is possible at 110MHz operating frequency, and operation power is 6.7mW.

Enhancing Corporate Capability through Changes in Shift System (교대근무제의 변화를 통한 기업역량 강화)

  • Lee, Yeongho;Lee, Jeong Eon
    • The Journal of the Korea Contents Association
    • /
    • v.14 no.3
    • /
    • pp.385-392
    • /
    • 2014
  • Workshift is a method of organization of working time in which workers succeed one another at the workplace. The shift work system enables round-the-clock activities required for meeting technological needs and productive and economic demands. This study tries to find the practical implications by investigating the workshift systems which are successfully applied in two representative Korean companies, Yuhan-Kimberly and POSCO. Case study method is applied in oder to analyze the special feature of shift work systems in two companies. It is concluded that the shift system(2-4system) has positively enhanced firm's capability including workers' satisfaction and commitment, product quality, and productivity. Specifically, the shiftwork system applied in the companies has significantly influenced on the workers' work-life balance.

Design of a systolic radix-4 finite-field multiplier for the elliptic curve cryptography (타원곡선 암호를 위한 시스톨릭 Radix-4 유한체 곱셈기 설계)

  • Park Tae-Geun;Kim Ju-Young
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.3 s.345
    • /
    • pp.40-47
    • /
    • 2006
  • The finite-field multiplication can be applied to the elliptic curve cryptosystems. However, an efficient algorithm and the hardware design are required since the finite-field multiplication takes much time to compute. In this paper, we propose a radix-4 systolic multiplier on $GF(2^m)$ with comparative area and performance. The algorithm of the proposed standard-basis multiplier is mathematically developed to map on low-cost systolic cells, so that the proposed systolic architecture is suitable for VLSI design. Compared to the bit-parallel, bit-serial and systolic multipliers, the proposed multiplier has relatively effective high performance and low cost. We design and synthesis $GF(2^{193})$ finite-field multiplier using Hynix $0.35{\mu}m$ standard cell library and the maximum clock frequency is 400MHz.

Efficient systolic VLSI architecture for division in $GF(2^m)$ ($GF(2^m)$ 상에서의 나눗셈연산을 위한 효율적인 시스톨릭 VLSI 구조)

  • Kim, Ju-Young;Park, Tae-Geun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.3 s.357
    • /
    • pp.35-42
    • /
    • 2007
  • The finite-field division can be applied to the elliptic curve cryptosystems. However, an efficient algorithm and the hardware design are required since the finite-field division takes much time to compute. In this paper, we propose a radix-4 systolic divider on $GF(2^m)$ with comparative area and performance. The algorithm of the proposed divide, is mathematically developed and new counter structure is proposed to map on low-cost systolic cells, so that the proposed systolic architecture is suitable for YLSI design. Compared to the bit-parallel, bit-serial and digit-serial dividers, the proposed divider has relatively effective high performance and low cost. We design and synthesis $GF(2^{193})$ finite-field divider using Dongbuanam $0.18{\mu}m$ standard cell library and the maximum clock frequency is 400MHz.

Embedded SoC Design for H.264/AVC Decoder (H.264/AVC 디코더를 위한 Embedded SoC 설계)

  • Kim, Jin-Wook;Park, Tae-Geun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.9
    • /
    • pp.71-78
    • /
    • 2008
  • In this paper, we implement the H.264/AVC baseline decoder by hardware-software partitioning under the embedded Linux Kernel 2.4.26 and the FPGA-based target board with ARM926EJ-S core. We design several IPs for the time-demanding blocks, such as motion compensation, deblocking filter, and YUV-to-RGB and they are communicated with the host through the AMBA bus protocol. We also try to minimize the number of memory accesses between IPs and the reference software (JM 11.0) which is ported in the embedded Linux. The proposed IPs and the system have been designed and verified in several stages. The proposed system decodes the QCIF sample video at 2 frame per second when 24MHz of system clock is running and we expect the bitter performance if the proposed system is designed with ASIC.

A Study on the Making of the Noise Map for Traffic Noise Level (도로교통 소음지도 작성에 관한 연구)

  • Park, Sang-Ill;Choi, Hyung-Il;Cheong, Kyung-Hoon;Yeom, Dong-Ick;Jin, Chang-Beom
    • Journal of Environmental Science International
    • /
    • v.16 no.12
    • /
    • pp.1393-1399
    • /
    • 2007
  • This research helps you understand the road traffic noise levels by using a noise map. We have observed the change of the road traffic noise levels around $07:00{\sim}08:30\;and\;22:00{\sim}23:00$ using the noise map in the city. The road traffic noise level is very high both at noon and at night around a beltway and an interchange that is linked with a highway. It seems that the main route of so many vehicles, which are at neighboring cities such as N city and D and H districts and which avoid traffic jams in the city, is the beltway and interchange. The road traffic noise level of a nearby express bus terminal, railroad station, and airport is more than 75 dB at noon and 65 dB at night. The road traffic noise level of G city at night is observed to be more than 55 dB. The noise levels of a residence area and a university are higher than a road with high noise levels when the commuters drive to work. The end of the day exceeds 11 o'clock because of a culture level of development that arouses spare time, eating out, adults' drinking culture, nightlife of the youth, etc. Therefore, the road traffic noise level is high during late night hours, and it exceeds regulatory guidelines(55 dB(A)). It also damages the residence area that is located near the road.