Browse > Article
http://dx.doi.org/10.5909/JBE.2016.21.6.944

A New ASIC Design of Digital Hologram Generation Circuit for 12×12 Block  

Lee, Yoon-Hyuk (Dept. Electronic Materials Engineering, Kwangwoon University)
Kim, Dong-Wook (Dept. Electronic Materials Engineering, Kwangwoon University)
Seo, Young-Ho (Ingenium college of liberal arts, Kwangwoon University)
Publication Information
Journal of Broadcast Engineering / v.21, no.6, 2016 , pp. 944-956 More about this Journal
Abstract
In this paper, we propose a new hardware architecture to generate computer-generated holograms based on the block based calculation method and implement a VLSI (very large scaled integrated circuit) in ASIC (application specific integrated circuit) environment. The proposed hardware has a structure that can produce a part of a hologram in the unit of a block in parallel. After calculating a block of a hologram by using an object point, the calculation is repeated to all object points and intermediate results from them are accumulated to produce a final block of a hologram. Through this structure, we can make various size of holograms with the optimized memory access in real-time operation. The proposed hardware was implemented in the Hynix 0.18um CMOS technology of Magna chip Inc. and has 876,608 gate counts. It can generate complex holograms unlike the previous researches and stably operate in the clock frequency of 200MHz.
Keywords
Phase Hologram; Computer generated Hologram; ASIC; Hardware Design; Memory;
Citations & Related Records
Times Cited By KSCI : 3  (Citation Analysis)
연도 인용수 순위
1 Y.-H. Lee, Y.-H. Seo, and D.-W. Kim, "System Architecture for Digital Hologram Video Service," Journal of Broadcast Engineering, Vol. 19, No. 5, pp. 590-605, Sept. 2014.   DOI
2 H.-J. Choi, Y.-H. Seo, J.-S. You and D.-W. Kim, "Technical Trend of High-speed Digital Holomgram Generation,". Broadcasting and Media Magazine, Vol. 16, No. 2, pp. 109-117, Dec. 2011.
3 Y. Pan, X. Xu, S. Solanki, X. Liang, R. Bin, A. Tanjung, C. Tan, and T.-C. Chong, "Fast CGH computation using S-LUT on GPU", Optics Express, vol. 17, No. 21, pp. 18543-18555, Oct. 2009.   DOI
4 Y.-Z. Liu, J.-W. Dong, Y.-Y. Pu, B.-C. Chen, H.-X. He, and H.-Z. Wang, "High-speed full analytical holographic computations for true-life scenes", Optics Express, vol. 18, No. 4, pp. 3345-3351, Feb. 2010.   DOI
5 T. Shimobaba, T. Ito, N, Masuda, Y, Ichihashi, and N. Takada, "Fast calculation of computer-generated-hologram on AMD HD5000 series GPU and OpenCL", Optics Express, vol. 18, no. 10, pp. 9955-9960, May. 2010.   DOI
6 J.-S. Song, J.-S. Park, H.-H. Park, and J.-I. Park, "Real-time generation of high-definition resolution digital holograms by using multiple graphic processing units," Optical Engineering, Vol.52, No.1, Jan. 2013.
7 A. Sugiyama, N. Masuda, M. Oikawa, N. Okada, T. Kakue, T. Shimobaba, and T. Ito, "Acceleration of computer-generated hologram by Greatly Reduced Array of Processor Element with Data Reduction," Optical Engineering, Vol. 53, No. 11, Nov. 2014.
8 Yingxi Zhang, Juan Liu, Xin Li, and Yongtian Wang, "Fast processing method to generate gigabyte computer generated holography for three-dimensional dynamic holographic display," Chinese Optics Letters, Vol.14, No. 3, pp. 030901, Mar. 2016.   DOI
9 K.Murono, T. Shimobaba, A. Sugiyama, N. Takada, T. Kakue, M. Oikawa, and T. Ito, "Fast computation of computer-generated hologram using Xeon Phi coprocessor," Computer Physics Communications, Vol. 185, No. 10, pp. 2742-2757, Oct. 2014.   DOI
10 Y.-H. Seo, Y.-H. Lee, J.-S. Yoo, D.-W. Kim, "High-performance Computer-generated Hologram by Optimized Implementation of parallel GPGPUs," Journal of the Optical Society of Korea, Vol. 18, No. 6, 2014.
11 T. Ito, N. Masuda, K. Yoshimura, A. Shiraki, T. Shimobaba, and T. Sugie, "Special-Purpose computer HORN-5 for a real-time electro-holography," Optics Express, Vol. 13, No. 6, March 2005.
12 Z.-Y. Pang, Z.-X. Xu, Y. Xiong, B. Chen, H.-M. Dai, S.-J. Jiang, and J.-W. Dong, "Hardware architecture for full analytical Fraunhofer computer-generated holograms," Optical Engineering, Vol. 54, No. 9, Sep. 2015.
13 Y. Ichihashi, H. Nakayama, T. Ito, N, Masuda, T. Shimobaba, A, Shiraki, and T. Sugie, "HORN-6 special-purpose clustered computing system for electroholography", Optics Express, vol. 17, no. 16, pp. 13895-13903, Aug, 2009   DOI
14 Y.-H. Seo, H.-J. Choi, J.-S. Yoo, and D.-W. Kim, "An architecture of a high-speed digital hologram generator based on FPGA", Journal of Systems Architecture, Vol. 56. pp. 27-37, Dec. 2009.
15 Y.-H. Seo, H.-J. Choi, J.-S. Yoo, and D.-W. Kim, "A New Parallelizing Algorithm and Cell-based Hardware Architecture for High-speed Generation of Digital Hologram", Journal of Systems Architecture, Vol. 16. pp. 54-63, Jan. 2011.
16 Y. Kimura, R. Kawaguchi, T. Sugie, T. Kakue, T. Shimobaba, and T. Ito, "Circuit design of special-purpose computer for holography HORN-8 using eight virtex-5 FPGAs," in Proceedings of 3D Systems and Applicatons, S3-2,2015.