1 |
J. H. Guo and C. L. Wang, 'Hardware-efficient systolic architecture for inversion and division in GF( ),' IEE Proc. Comput. Digit. Tech., vol. 145, No. 4, pp.272-178, July 1998
DOI
ScienceOn
|
2 |
W. H. Lee, K. J. Lee and K. Y. Yoo, 'New Digit-Serial Systolic Arrays for Power-Sum and Division Operatin in GF( ),' ICCSA 2004, LNCS 3045, pp.638-647, 2004
|
3 |
S. W. Wei, 'VLSI architectures for computing exponentiations, multiplicative inverses, and divisions in GF ,' IEEE Trans. Circuits and Systems, vol.44, pp.847-855, 1997
|
4 |
J. H. Guo and C. L. Wang, 'Bit-Serial Systolic Array Implementation of Euclid's Algorithm for Inversion and Division in GF( ),' Proc. 1997 Int. Symp. on VLSI Technology, Systems, and Applications, pp. 113-117, Taipei, Taiwan, June 1997
|
5 |
IEEE P1363, Standard Specifications for Public key Cryptography, 2000
|
6 |
J. H. Guo and C. L. Wang, 'Novel digit-serial systolic array implementation of Euclid's algorithm for division in GF( ),,' Proc. 1998 IEEE int. symp. on Circuits and Systems, vol. 2, pp.478-481, 1998
|
7 |
이찬호, 이정호, 'ECC 연산을 위한 가변 연산 구 조를 갖는 정규기저 곱셈기와 역원기,' 대한전자공학회논문지 제 40권 SD편 제 12호, 2003
|