Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Embedded SoC Design for H.264/AVC Decoder

H.264/AVC 디코더를 위한 Embedded SoC 설계

  • Kim, Jin-Wook (R&D Software Team, GS Instruments) ;
  • Park, Tae-Geun (Information, Communications, and Electronics Engineering, The Catholic University of Korea)
  • 김진욱 (지에스인스트루먼트 기반연구소) ;
  • 박태근 (가톨릭대학교 정보통신전자공학부)
  • Published : 2008.09.25
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we implement the H.264/AVC baseline decoder by hardware-software partitioning under the embedded Linux Kernel 2.4.26 and the FPGA-based target board with ARM926EJ-S core. We design several IPs for the time-demanding blocks, such as motion compensation, deblocking filter, and YUV-to-RGB and they are communicated with the host through the AMBA bus protocol. We also try to minimize the number of memory accesses between IPs and the reference software (JM 11.0) which is ported in the embedded Linux. The proposed IPs and the system have been designed and verified in several stages. The proposed system decodes the QCIF sample video at 2 frame per second when 24MHz of system clock is running and we expect the bitter performance if the proposed system is designed with ASIC.

본 논문에서는 H.264AVC baseline 디코더를 ARM926EJ-S 코어를 탑재한 FPGA(XC4VLX60)기반의 타겟 보드와 임베디드용 Linux Kernel 2.4.26의 개발환경에서 SW/HW 분할을 통해 설계 및 구현하였다. 하드웨어 가속기로는 움직임 보상 모듈 디블록킹 필터 모듈, YUV2RGB 변환 모듈을 사용하였으며 AMBA 버스 프로토콜을 통하여 소프트웨어와 함께 동작한다. 참조 소프트웨어(JM 11.0)를 OS(Linux)상에서 하드웨어 가속 모듈을 추가하고 메모리 접근 등을 최소화함으로써 성능을 향상시키고자 노력하였다. 설계된 하드웨어 IP와 시스템은 여러 단계로 검증하였으며 시스템의 복호화 속도 개선을 도모하였다. QCIF (176$\times$144) 영상을 24MHz의 클록 주파수의 타겟 보드상에서 약 2 frames/sec의 결과를 얻었으며 타겟 보드의 주파수를 증가시키고 FPGA영역의 IP를 ASIC으로 구현하면 더 좋은 성능을 기대할 수 있다.

Keywords

References

  1. ITU-T Recommendation H.264: Advanced video coding, ITU, 2004
  2. Iain E. G. Richardson, "H.264 and MPEG-4 Video Compression Video Coding for Next-generation multimedia," John Willey & Sons, 2003
  3. 채수익, 박상규, "SoCBase 플랫폼 아키텍쳐 설명서," 서울대학교 SoC 설계기술사업단, 2004
  4. Hae-Yong Kang, Kyung-Ah Jeong, Jung-Yang Bae, Young-Su Lee and Seung-Ho Lee. "MPEG4 AVC/H.264 Decoder with Scalable Bus Architecture and Dual Memory Controller," IEEE International Symposium on Circuits and Systems, vol.2, pp.145-148, 2004
  5. Seongmo Park, Hanjin Cho, Heebum Jung and Dukdong Lee, "An Implemented of H.264 Video Decoder using Hardware and Software," Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, pp.271-275. 2005
  6. Yang Kun, Zhang Chun, Du Guoze, Xie Jiangxiang and Wang Zhihua, "A Hardware-Software Co-design for H.264/AVC Decoder," IEEE Asian Solid-State Circuits Conference, pp.119-122, 2006
  7. ITU, H.264/AVC Reference Software, http://iphome.hhi.de/suehring/tml, ver.JM11.0
  8. Yang Song, Zhenyu Liu, Goto Satoshi and Ikenaga Takeshi, "A VLSI architecture for motion compensation interpolation in H.264/AVC," IEEE 6th International Conference On ASIC(ASICON 2005), vol.1, pp.279-282, 2005
  9. Dajiang Zhou and Peilin Liu, "A Hardware- Efficient Dual-Standard VLSI Architecture for MC Interpolation in AVS and H.264," IEEE International Symposium on Circuits and Systems, pp.2910-2913, 2007