Browse > Article
http://dx.doi.org/10.6109/jkiice.2017.21.3.585

Low-power Hardware Design of Deblocking Filter in HEVC In-loop Filter for Mobile System  

Park, Seungyong (Department of Information and Communication Engineering, Hanbat National University)
Ryoo, Kwangki (Department of Information and Communication Engineering, Hanbat National University)
Abstract
In this paper, we propose a deblocking filter hardware architecture for low-power HEVC (High-Efficiency Video Coding) in-loop for mobile systems. HEVC performs image compression on a block-by-block basis, resulting in blockage of the image due to quantization error. The deblocking filter is used to remove the blocking phenomenon in the image. Currently, UHD video service is supported in various mobile systems, but power consumption is high. The proposed low-power deblocking filter hardware structure minimizes the power consumption by blocking the clock to the internal module when the filter is not applied. It also has four parallel filter structures for high throughput at low operating frequencies and each filter is implemented in a four-stage pipeline. The proposed deblocking filter hardware structure is designed with Verilog HDL and synthesized using TSMC 65nm CMOS standard cell library, resulting in about 52.13K gates. In addition, real-time processing of 8K@84fps video is possible at 110MHz operating frequency, and operation power is 6.7mW.
Keywords
HEVC; In-loop Filter; Deblocking Filter; Low-power Hardware Design;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 G. J. Sullivan, J. R. Ohm, W. J. Han, and T. Wiegand, "Overview of the High Efficiency Video Coding (HEVC) Standard," IEEE Transactions Circuits and Systems for Video Technology, vol. 22, no. 12, pp. 1649- 1668, Dec. 2012.   DOI
2 W. J. Han, J. Min, I. K. Kim, E. Alshina, A. Alshin, T.Lee, J. Chen, V. Seregin, S. Lee, Y. M. Hong, M. S.Cheon, N. Shlyakhov, K. McCann, T. Davies, and J. H.Park, "Improved Video Compression Efficiency Through Flexible Unit Representation and Corresponding Extensionof Coding Tools," IEEE Transactions Circuits and Systems for Video Technology, vol. 20, no. 12, pp. 1709-1720, Dec. 2010.   DOI
3 J. Park and K. Ryoo, "Hardware Design of High Performance HEVC Deblocking Filter for UHD Videos," Journal of the Korea Institute of Information and Communication Engineering, vol. 19, no. 1, pp. 178-184, Dec. 2015.   DOI
4 S. Park, J. Im and K. Ryoo, "Hardware Design of In-loop Filter for High Performance HEVC Encoder," Journal of the Korea Institute of Information and Communication Engineering, vol. 20, no. 1, pp. 335-342, Feb. 2016.   DOI
5 W. Shen, Y. Fan, Y. Bai, L. Huang, Q. Shang, C. Liu and X. Zeng, "A Combined Deblocking Filter and SAO Hardware Architecture for HEVC," IEEE Transactions on Multimedia, vol. 18, no. 6, pp. 1022-1033, Jun. 2016.   DOI
6 M. Abeydeera, M. Karunaratne, G.Karunaratne, K. D. Silva and A. Pasqual, "4K Real-time HEVC Decoder on an FPGA," IEEE Transactions on Circuits and Systems for Video Technology, vol. 26, Iss. 1, pp. 236-249, Jan. 2016.   DOI
7 V. Sze, M. Budagavi and G. J. Sullivan, High Efficiency Video Coding (HEVC): Algorithms and Architectures, 1st ed. Springer International Publishing Switzerland, 2014.
8 E. Ozcan, Y. Adibelli and I. Hamzaoglu, "A High Performance Deblocking Filter Hardware for High Efficiency Video Coding," IEEE Transactions on Consumer Electronics, vol. 59, no. 3, pp. 714-720, Aug. 2013.   DOI
9 B. K. N. Srinivasarao, I. Chakrabarti and M. N. Ahmad, "High-speed Low-power Very-large-scale Integration Architecture for Dual-standard Deblocking Filter," IET Circuits Devices Systems, vol. 9 Iss. 5, pp. 377-383, Oct. 2015.   DOI
10 W. Zhou, J. Zhang, X. Zhou, Z. Liu and X. Liu, "A High-Throughput and Multi-Parallel VLSI Architecture for HEVC Deblocking Filter," IEEE Transactions on Multimedia, vol. 18, no. 6, pp. 1034-1047, Jun. 2016.   DOI