1 |
E. Mastrovito, 'VLSI Architectures for Computation in Galois Fields,' Ph. D thesis, Dept. of Electrical Eng., Linkoping Univ., Sweden, 1991
|
2 |
I. S. Hsu, T. K Truong, L. J. Deutsch, and I. S. Reed, 'A comparison of VLSI Architecture of Finite Field Multipliers Using Dual, Normal, or Standard Bases,' IEEE Trans. on Computers, vol.37, No.6, pp.735-739, 1988
DOI
ScienceOn
|
3 |
IEEE P1363, Standard Specifications for Public key Cryptography, 2000
|
4 |
L. Adleman, and J. DeMarrais, 'A Subexponential Algorithm for Discrete Logarithms over All Finite Fields,' Advances in Cryptography-CRYPTO 93, D. Stinson, ed., pp.147-158, 1993
|
5 |
C. W. Chiou, L. C. Lin, F. H. Chou and S. F. Shu, 'Low-complexity finite field multiplier using irreducible trinomials,' IEE Electronics Letters Vol. 39, No. 24, pp.1709-1711, 2003
DOI
ScienceOn
|
6 |
Sonnhak Kwon, Chang Hoon Kim, and Chun Pyo Hong, 'Compact linear systolic arrays for multiplication using a trinomial basis in GF() for high speed cryptographic processors,' Computational Science and Its Applications ICCSA 2005 LNCS 3480, pp.508-518, 2005
DOI
ScienceOn
|
7 |
이찬호, 이정호, 'ECC 연산을 위한 가변 연구 구조를 갖는 정규기저 곱셈기와 역원기,' 대한전자공학회 논문지 제40권 SD편 제12호, 2003
과학기술학회마을
|
8 |
Chiou-Yng Lee, 'Low complexity bit-parallel systolic multiplier over GF() using irreducible trinomials,' IEE Proc.-Comput. Digit. Tech., Vol.150 No.1, pp.39-42, 2003
DOI
ScienceOn
|
9 |
Chin-Liang Wang and Jung-Lung Lin, 'Systolic Array Implementation of Multipliers for Finite Fields GF(),' IEEE Trans. on Circuits and Systems, vol. 38, No.7, pp.796-800, 1991
DOI
ScienceOn
|
10 |
G. Orlando, and C. Paar, 'A Super-serial Galois Fields Multiplier for FPGAs and its Application to Public-Key Algorithms,' Proceedings of 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp.232-239, 1999
DOI
|