• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2007.10a
• /
• pp.785-788
• /
• 2007

The newly proposed badgap reference voltage generator is insensible to PVT(process, voltage, temperature) variation and has a lower minimum supply voltage, which is required for stable operation. The simulation result is that the bandgap reference voltage generator starts operation at 1.0V of supply voltage. The layout of the bandgap reference voltage generator is designed using Magnachip $0.18{\mu}m$ DDI process, and the size is $409.36{\mu}m$ ${\times}$ $435.46{\mu}m$.

• Journal of IKEEE
• /
• v.12 no.1
• /
• pp.34-42
• /
• 2008

This paper proposes a new on-chip voltage down converter(VDC), which employs a new reference voltage generator(RVG). The converter adopts a temperature-independence reference voltage generator, and a voltage-up converter. The architecture of the proposed VDC has a high-precision, and it was verified based on a 0.25${\mu}m$ 1P5M standard CMOS technology. For 2.5V to 1.0V conversion, the RVG circuit has a good characteristics such as temperature dependency of only 0.2mV/$^{\circ}C$, and the voltage-up circuit has a good voltage deviation within ${\pm}$0.12% for ${\pm}$5% variation of supply voltage VDD. The output voltage is stabilized with ${\pm}$1mV for load current varying from 0 to 100mA.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.52 no.2
• /
• pp.106-111
• /
• 2015

Since most reference voltage generator circuits have bi-stable characteristics, it is important to employ a proper start-up circuit to operate a reference generator in the desired state. In this paper, we propose a start-up circuit for a low voltage reference generator. This start-up circuit determines the state of the circuit reliably by measuring the current drawn by BJTs in the circuit, which is well-defined in the desired state. To measure the current using CMOS-compatible devices only, a comparator with an internal offset voltage is used. The reliability of the proposed circuit is confirmed by Monte-Carlo simulations of the start-up operation, which show that, with the proposed start-up circuit, the low voltage reference generator starts reliably with supply voltages over 850mV even in the presence of device mismatches.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.8 no.5
• /
• pp.435-441
• /
• 2003

Dynamic Voltage Restorers (DVR)s are known as the best effective and economic means to compensate for voltage sags and swells. This paper proposes a novel method to generate reference voltages synchronized with the grid whether the line voltages are distorted by a fault or not. The proposed reference wave generator (RWG) looks for the original wave forms from the corrupted line voltages and synthesizes the expected positive sequence reference waves for DVRs. There is no transient problem on the generated reference waves when the line voltages are distorted by the fault.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2013.10a
• /
• pp.375-378
• /
• 2013

A reference voltage generator which is insensitive to PVT (process-voltage-temperature) variation necessary for NVM memory IPs such as EEPROM and MTP memories is designed in this paper. The designed BGR (bandgap reference voltage) circuit based on MagnaChip's $0.18{\mu}m$ EEPROM process uses a low-voltage bandgap reference voltage generator of cascode current-mirror type with a wide swing and shows a reference voltage characteristic insensitive to PVT variation. The minimum operating voltage is 1.43V and the VREF sensitivity against VDD variation is 0.064mV/V. Also, the VREF sensitivity against temperature variation is $20.5ppm/^{\circ}C$. The VREF voltage has a mean of 1.181V and its three sigma ($3{\sigma}$) value is 71.7mV.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.12 no.1
• /
• pp.137-142
• /
• 2008

The band-gap reference voltage generator which can be operated by low voltage is proposed in this paper. The proposed BGR circuit can be realized in logic process by using parasitic NPN BJTs because a $Low-V_T$ transistors are not necessary. The proposed BGR circuit is designed and fabricated using $0.18{\mu}m$ triple-well process. The mean voltage of measured VREF is 0.72V and the three sigma$(3{\sigma})$ is 45.69mv.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.11 no.8
• /
• pp.1544-1551
• /
• 2007

A start-up circuit of the bandgap reference voltage generator of cascode current mirror type with wide operating voltage range and enhanced power-up characteristics is proposed in the paper. It is confirmed by simulation that the newly proposed start-up circuit does not affect the operation of the bandgap reference voltage generatory even though the supply voltage(VDDA) is higher and has more stable power-up characteristic than the conventional start-up circuit. Test chips are designed and fabricated with $0.18{\mu}m$ tripple well CMOS process and their test has been completed. The mean value of measured the reference voltage(Vref) is 738mV and The three sigma value($3{\sigma}$) is 29.88mV.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.50 no.7
• /
• pp.356-363
• /
• 2001

A SRG (Switched Reluctance Generator) has many advantages such as high efficiency, low cost, high-speed capability and robustness compared with other of machine. But the control methods that have been adopted for SRGs are complicated. This paper proposes a simple control method using the PID controller which only controls turn-off angles while keeping turn-on angles of SRG constant. In order to keep the output voltage constant, the turn-off angle for load variations is controlled by using linearity between the generated current and turn-off angle since the reference generated current can be led through the voltage errors between the reference and the actual voltage. The suggested control method enhances the robustness of this system and simplifies the hardware and software by using only the voltage and the speed sensors. The proposed method is verified by experiments.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.63 no.10
• /
• pp.1347-1353
• /
• 2014

This paper researches a modeling and experiment of 50kW diesel generator in grid-connected mode. The output of diesel generator can be calculated by the phase difference between voltage and current as well as the diesel generator parameter such as mutual impedance, field current and rotor angle. Considering the different d-q frame impedance, the output of diesel generator is analyzed for equation and verified by simulation. The diesel generator modeled by considering the time delay for actuator, diesel engine and exciter. The controller of diesel generator is divided into governor and exciter. The governor consists of speed controller and active power controller, where speed controller maintains frequency as 60Hz and active power tracks active power reference. On the other hand, the exciter consists of voltage controller and reactive power controller, where voltage controller controls $380V_{LL}$ and reactive power is controlled as zero. When the active power reference is changed as 0.1pu in the grid connected mode, the active power takes 10 seconds to reach the steady state and the reactive power is maintains as zero. The 50kW diesel generator is tested and experiment results are well matched with the simulation results.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.57 no.7
• /
• pp.1195-1199
• /
• 2008

In this paper, peak detector of generator's output voltage and variable gain controller are introduced for a fast dynamic response. The conventional r,m.s, signal detected has inherent time delay, and the dynamic response of generator using conventional PID controller has some problem in sudden load change. In this paper, the peak detector and signal selector with variable gain controller is used to overcome this problem. The main controller can check the voltage state from the peak detector. When a sudden load change, the over-voltage and under-voltage signal from peak detector change the controller's gain and exciter's current reference. The proposed scheme can improve the dynamic response, which is verified from experimental test of 200kW diesel engine-generator.