Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Robust Start-up Circuit for Low Supply-voltage Reference Generator

저전압 기준전압 발생기를 위한 시동회로

  • Im, Saemin (Dep. of Electronic and Computer Engineering, Hanyang University) ;
  • Park, Sang-Gyu (Dep. of Electronic and Computer Engineering, Hanyang University)
  • 임새민 (한양대학교 전자컴퓨터통신공학부) ;
  • 박상규 (한양대학교 전자컴퓨터통신공학부)
  • Received : 2014.10.14
  • Accepted : 2015.02.02
  • Published : 2015.02.25
Download PDF
⟨ Previous Next ⟩

Abstract

Since most reference voltage generator circuits have bi-stable characteristics, it is important to employ a proper start-up circuit to operate a reference generator in the desired state. In this paper, we propose a start-up circuit for a low voltage reference generator. This start-up circuit determines the state of the circuit reliably by measuring the current drawn by BJTs in the circuit, which is well-defined in the desired state. To measure the current using CMOS-compatible devices only, a comparator with an internal offset voltage is used. The reliability of the proposed circuit is confirmed by Monte-Carlo simulations of the start-up operation, which show that, with the proposed start-up circuit, the low voltage reference generator starts reliably with supply voltages over 850mV even in the presence of device mismatches.

일반적으로 기준전압 생성기는 쌍안정성을 가지므로 이를 올바른 상태에서 동작시키기 위해서는 적절한 시동회로가 필요하다. 본 논문에서는 저전압 기준전압 발생기를 위한 새로운 시동회로를 제안한다. 제안한 시동회로는 기준전압발생기의 상태를 결정하기 위하여 기준전압 발생기의 BJT에 흐르는 전류를 측정한다. 기준전압발생기가 올바른 상태에 있을 때 이 전류가 가지는 값은 잘 정의되므로 이를 통하여 회로의 상태를 신뢰성 있게 결정할 수 있다. 전류는 내부에 오프셋 전압을 갖는 비교기를 이용하여 측정하였다. 130nm CMOS 공정을 이용하여 설계를 하였으며, 레이아웃에서 추출한 기생 성분을 포함하는 Monte-Carlo 시뮬레이션을 통해 회로의 성능을 검증 하였다. 제안된 시동회로를 사용하는 기준전압발생기에 850mV 이상의 전원 전압이 가해질 경우, 소자에 미스매치가 있더라도 안정적으로 기준전압 생성기가 시동하는 것을 확인하였다.

Keywords

References

  1. Won Kyeong Park, Su Jin Lee, Yong Su Park, and Han Jung Song, "Design of a Low Drop-out Regulator with a UVLO Protection Function", IEEK, vol. 50, no. 10, pp. 2691-2696, October 2013. https://doi.org/10.5573/ieek.2013.50.10.239
  2. Jin-Woo Kim and Shin-Il Lim, "A Design of High PSRR LDO over Wide Frequency Range without External Capacitor", IEEK, vol. 50, no. 12, pp. 3001-3008, December 2013.
  3. Kujik, "A Precision reference voltage source", IEEE J. Solid State Circuits, vol. 8, no. 3, pp. 222-226, June 1973. https://doi.org/10.1109/JSSC.1973.1050378
  4. Da-In Han, Hyeong-Soon Kim, Yeong-Seuk Kim, "Design of A 0.5V CMOS Bandgap Voltage Reference:" IEEK Fall Conference, 2012.
  5. Yoon-Jae Shin, Jun-Youn Lim, Kae-Dal Kwack, "A CMOS Bandgap Reference Voltage Generator Circuit with Sub-1.1-V Operation", IEEK CEIC, 20144.
  6. Banba, H., Shiga, H., Umezawa, A., Miyaba, T., Tanzawa, T., Atsumi, S., and Sakui, K.: "A CMOS bandgap reference circuit with sub-1-V operation", IEEE J. Solid State Circuits, 1999, vol. 34, no. 5, pp. 670-674, May 1999. https://doi.org/10.1109/4.760378
  7. Ka Nang Leung, Philip K. T. Mok, "A Sub-1-V 15-ppm/ C CMOS Bandgap Voltage Reference Without Requiring Low Threshold Voltage Device", IEEE J. Solid State Circuits, vol. 37, no. 4, pp. 526-530, April 2002. https://doi.org/10.1109/4.991391
  8. Lee, S., Lee, H., Woo, J.-K., Kim, S. "Low-voltage bandgap reference with output-regulated current mirror in 90 nm CMOS", IET Electron. Lett., vol. 46, no. 14, pp. 976-977, July 2010. https://doi.org/10.1049/el.2010.1546
  9. Malcovati, P., Maloberti, F., Fiocchi, C., and Pruzzi, M. "Curvature-compensated BiCMOS bandgap with 1-V supply voltage", IEEE J. Solid State Circuits, vol. 36, no. 7, pp. 1076-1081, July 2001. https://doi.org/10.1109/4.933463
  10. Boni, A. "Op-amps and startup circuits for CMOS bandgap references with near 1-V supply", IEEE J. Solid State Circuits, vol. 37, no. 10, pp. 1339-1343, Oct. 2002. https://doi.org/10.1109/JSSC.2002.803055
  11. Dehghani, R., Atarodi, S. M., "A new low voltage precision CMOS current reference with no external components", IEEE Tran. Circuits and Systems-II, vol. 50, no. 12, pp. 928-932, Dec. 2003. https://doi.org/10.1109/TCSII.2003.820239
  12. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", McGraw-Hill, 2001.
  13. Annema, A.J. 'A $0.0025mm^2$ bandgap voltage reference for 1.1 V supply in standard 0.16 ${\mu}m$ CMOS'. IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, USA, 19-23 February 2012, pp. 364-366
  14. D.F. Bowers, E.J. Modica, "Curvature-corrected low-noise sub-bandgap reference in 28 nm CMOS technology", IET Electronics letter, Vol. 50, No. 5, pp. 396-398, Feb. 2014. https://doi.org/10.1049/el.2013.3952