• Journal of Power Electronics
• /
• v.12 no.1
• /
• pp.104-112
• /
• 2012

In this paper a new method for the design of a simple PI controller is presented and it has been applied in the control of a Boost based PFC rectifier. The Strength Pareto evolutionary algorithm, which is based on the Pareto Optimality concept, used in Game theory literature is implemented as a multi-objective optimization approach to gain a good transient response and a high quality input current. In the proposed method, the input current harmonics and the dynamic response have been assumed as objective functions, while the PI controller's gains of the PFC rectifier (Kpi, Tpi) are design variables. The proposed algorithm generates a set of optimal gains called a Pareto Set corresponding to a Pareto Front, which is a set of optimal results for the objective functions. All of the Pareto Front points are optimum, but according to the design priority objective function, each one can be selected. Simulation and experimental results are presented to prove the superiority of the proposed design methodology over other methods.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.24 no.4
• /
• pp.237-243
• /
• 2019

A high-efficiency and small-sized switched-mode line transformer (SMLT) is proposed in this study. The conventional structure of an adapter is composed of line transformer and rectifiers. This structure has a limit in miniaturizing due to low-frequency line transformer. Another structure is composed of power factor correction (PFC) and DC/DC converter. This structure has a limit in reducing volume due to two-stage structure. As the proposed SMLT is composed of an LLC resonant converter, a high-frequency transformer can be adopted to achieve isolation standards and size reduction. This proposed structure has different operation modes in accordance with line input voltage to overcome poor line regulation. In addition, the proposed SMLT is applied to the front of a conventional PFC converter, because the SMLT output voltage is restored to rectified sinusoidal wave by using a full-bridge rectifier in the secondary side. The design of the PFC converter is easy, because the SMLT output voltage is controlled as rectified sinusoidal wave. The validity of the proposed converter is proven through a 350 W prototype.

• Proceedings of the KIPE Conference
• /
• 2016.07a
• /
• pp.499-500
• /
• 2016

본 논문에서는 단상 PFC(Power Factor Correction)용 고효율 부스트 컨버터의 설계 방법과 효율을 비교하여 기술한다. 기존 PFC용 부스트 컨버터의 경우 다이오드의 전압강하에 의하여 효율이 감소한다. 이를 PFC용 고효율 부스트 컨버터를 이용하여 효율을 증가 시킨다. PFC용 부스트 컨버터와 PFC용 고효율 부스트 컨버터의 효율 및 특성을 비교하고 이를 시뮬레이션으로 검증하였다.

• Proceedings of the KIPE Conference
• /
• 1998.10a
• /
• pp.683-686
• /
• 1998

In this paper, the power factor correction (PFC) system for inverter air-conditioner that has not only good harmonic characteristics but also cost down-merit compared with the conventional inverter type is proposed. The detail design procedures to get cost-down merits are introduced. And it is shown that the PFC system performances also can be improved by the virtue of the stabilization of output voltage. The proto type system is implemented and tested to virify the additional good performances of the proposed system, and its simulation and experimental results are presented.

• Proceedings of the KIPE Conference
• /
• 2018.07a
• /
• pp.368-369
• /
• 2018

In this paper, a wireless charging system for drones is developed. The system is consists of PFC(Power Factor Correction), Full-Bridge inverter, S-S(Series-Series) resonant circuit and Full-Bridge rectifier. The parameters of the S-S resonant circuit is designed and calculated. According to these parameters and the switching devices, the system model without PFC is setted up with thermal module devices in PSIM. When output voltage is setted to 50[V] and input voltage is changed from 100[V] to 380[V], The efficiency of the system model is measured by simulation.

• Proceedings of the KIEE Conference
• /
• 2003.07b
• /
• pp.1235-1237
• /
• 2003

For small capacity rectifier circuits as these for consumer electronics and appli capacitor input type rectifier circuits are gen used. Consequently. various harmonics gen within the power system become a serious pro Various studies of this effect have been pres previously. However. most of these employ swit devices, such as FETs and the like. The absen switching devices makes systems more toleran over -load, and brings low radio noise benefits propose a power factor correction scheme using resonant in commercial frequency without swit devices. In this method. It makes a sinusoidal by widening conduction period using the cu resonance in commercial frequency. Hence, harmonic characteristics can be significantly imp where the lower order harmonics. such as the and seventh orders are much reduced. The resu confirmed by the theoretical and experm implementations.

• Proceedings of the KIPE Conference
• /
• 2014.07a
• /
• pp.279-280
• /
• 2014

이 논문에서는 단상 디지털 역률 제어 보상 기법(PFC)을 제안한다. 제안된 방법은 인덕터 전류의 첨두값을 예측하고 기울기 보상 방법을 적용하여 제어기 출력을 생성함으로써 인덕터 전류의 첨두값을 제한하고, 스위칭 한 주기 안에 연속 도통 모드(CCM)과 불연속 도통 모드(DCM) 전류 제어를 완료한다. 따라서 기존 디지털 평균 전류 제어기에서 문제시 되었던 DCM-CCM 변환구간 즉 경계 도통 모드(BCM)에서 입력 전류 왜곡을 저감하였다. 제안된 제어기법의 유효성은 입력 전압 230Vac, 출력 전압 400V, 출력 750W급의 시제품 실험을 통해 검증하였다.

• Proceedings of the KIPE Conference
• /
• 2004.07b
• /
• pp.822-825
• /
• 2004

This paper describes the improvement of performance of power supply for ship's emergency lighting system(SELS). Proposed system is composed of power factor correction (PFC) circuit, emergency power supply system (EPSS), half bridge(HB) inverter, fluorescent lamp(FL) starting circuit and microprocessor control system. Experimental works using proposed system confirm that speedy and stable power to be supplied when main power source cut-off, compared with conventional relay type, and control power factor up to $97.5[\%]$ and input power up to $35.0[\%]$ by adjusting of pulse frequency of the HB inverter.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.5
• /
• pp.219-225
• /
• 2014

This paper describes an IC for Power Factor Correction. It can use electrical appliances which convert power from AC to DC. The power factor can be influenced not only phase difference of voltage and current but also sudden change of current waveform. This circuit enables current wave supplied to load by close to sinusoidal and minimum phase difference of voltage and current waveform. A self oscillated 10[kHz]~100[kHz] pulse signal converted to PWM waveform and it chops rectified full wave AC power which flows to load device. The multiplier and zero current detector circuit, UVLO, OVP, BGR circuits were designed. This IC has been designed and whole chip simulation use 0.5[um] double poly, double metal 20[V] CMOS process.

• Journal of the Korean Institute of Telematics and Electronics T
• /
• v.36T no.3
• /
• pp.56-63
• /
• 1999

In this paper, we realize the active PFC(Power Factor Correction) system of BF (Boost Forward) converter with PWM-PFM control technique to control DC output voltage, and to control the input current with sinusoidal wave synchronized by the converter and inverter using power switching element, FET and IGBT. The control circuit of the suggested Boost converter is implemented with a microprocessor 80C196. After making the ratio of output voltage to current as 50V/1A and the duty ratio greater than 0.5. When input voltage is 30V and boost inductance is 1.1mH. We control the voltage changing rate according to the variation of load resistance using a PWM-PFM control technique. And finally we prove experimentally. PF can be improved up to 0.96 using the current shaping technique.