• International Journal of Fuzzy Logic and Intelligent Systems
• /
• 제10권3호
• /
• pp.230-241
• /
• 2010

In the present paper we introduce and study fundamental concepts in the framework of L-fuzzifying topology(so called(2,L)-fuzzy topology)as L-concepts where L is a complete residuated lattice. The concepts of (2,L)-derived, (2,L)-closure, (2,L)-interior, (2,L)-exterior and (2,L)-boundary operators are studied and some results on above concepts are obtained. Also, the concepts of an L-convergence of nets and an L-convergence of filters are introduced and some important results are obtained. Furthermore, we introduce and study bases and subbases in (2,L)-topology. As applications of our work the corresponding results(see[10-11]) are generalized and new consequences are obtained.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제15권2호
• /
• pp.276-279
• /
• 2015

This paper presents two 3-stage D-band stacked amplifiers developed in a $0.13-{\mu}m$ SiGe BiCMOS technology, employed to compare the conventional cascode topology and the common-base (CB)/CB stacked topology. AMP1 employs two cascode stages followed by a CB/CB stacked stage, while AMP2 is composed of three CB/CB stacked stages. AMP1 showed a 17.1 dB peak gain at 143.8 GHz and a saturation output power of -4.2 dBm, while AMP2 showed a 20.4 dB peak gain at 150.6 GHz and a saturation output power of -1.3 dBm. The respective power dissipation was 42.9 mW and 59.4 mW for the two amplifiers. The results show that CB/CB stacked topology is favored over cascode topology in terms of gain near 140 GHz.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2011년도 춘계학술대회 논문집
• /
• pp.1337-1338
• /
• 2011

• Journal of Power Electronics
• /
• 제16권4호
• /
• pp.1316-1323
• /
• 2016

Multilevel inverters (MLIs) have been preferred over conventional two-level inverters due to their inherent properties such as reduced harmonic distortion, lower electromagnetic interference, minimal common mode voltage, ability to synthesize medium/high voltage from low voltage sources, etc. On the other hand, they suffer from an increased number of switching devices, complex gate pulse generation, etc. This paper develops an ingenious symmetrical MLI topology, which consumes lesser component count. The proposed level dependent sources concoction multilevel inverter (LDSCMLI) is basically a multilevel dc link MLI (MLDCMLI), which first synthesizes a stepped dc link voltage using a sources concoction module and then realizes the ac waveform through a conventional H-bridge. Seven level and eleven level versions of the proposed topology are simulated in MATLAB r2010b and prototypes are constructed to validate the performance. The proposed topology requires lesser components compared to recent component reduced MLI topologies and the classical topologies. In addition, it requires fewer carrier signals and gate driver circuits.

• 호남수학학술지
• /
• 제29권3호
• /
• pp.351-366
• /
• 2007

Let R be a commutative ring and let M be an R-module. Let X = Spec(M) be the prime spectrum of M with Zariski topology. Our main purpose in this paper is to specify the topological dimensions of X, where X is a Noetherian topological space, and compare them with those of topological dimensions of $Supp_{R}$(M). Also we will give a characterization for the irreducibility of X and we obtain some related results.

• 한국국방경영분석학회지
• /
• 제33권2호
• /
• pp.87-100
• /
• 2007

IT 발전에 따른 장차전 양상은 네트워크 중심전(NCW : Network Centric Warfare)으로서 국방부는 이러한 NCW 구현을 위한 기반체계로 차세대 국방정보통신망(M-BcN : Military Broadband convergence Network)을 2008년 말까지 구축할 계획을 갖고 있다. IPv6 주소체계는 NCW의 필수 요소로 체계적으로 관리되어야 하는데 기존 연구에서는 국방 조직 구조 기반으로 계층적 설계를 했거나, 현재의 국방정보통신망 토폴로지를 기준으로 설계하여 토폴로지 구조가 상이한 M-BcN에 적용하는 것이 제한되고, 서비스망을 구분하는 필드부터 할당하여 경로 요약(route aggregation)이 비효율적이고 라우팅 정보 크기가 커지는 단점이 있었다. 본 논문에서는 M-BcN의 네트워크 토폴로지 기반으로 계층적 주소를 할당하고 서비스망 구분 필드의 위치를 조정하여 경로 요약 및 라우팅 테이블 크기를 기존 연구보다 효율적으로 개선했으며, 네트워크 시뮬레이션 프로그램(OPNET 12.0)으로 검증하였다.

• 생명과학회지
• /
• 제29권9호
• /
• pp.949-954
• /
• 2019

세포막 단백질의 topology는 막단백질의 중요한 특징이다. 우리는 이전에 C4orf32단백질을 클로닝 하였으나, 이 단백질의 세포내 위치나 topology는 알지 못했다. 이번 연구를 통해 C4orf32는 세포내에서 소포체에 위치되는 막단백질임을 알게 되었다. C4orf32의 topology를 알기 위해 protease protection assay, fluorescence protease protection (FPP) assay, FRB/rapamycin/FKBP system을 활용하였다. Protease protection assay와 FPP assay를 적용한 결과 C-말단에 GFP를 붙인 C4orf32-GFP의 경우 GFP가 소포체의 세포질 표면에 위치함을 확인할 수 있었다. 또한, FRB/rapamycin/FKBP시스템을 이용한 실험에서 rapamycin이 처리되지 않은 경우는 mRFP-FKBP가 세포질에 위치하다가 rapamycin이 처리되면 C4orf32-GFP-FR가 위치하는 소포체로 이동함을 확인할 수 있었다. 이러한 사실은 C4orf32의 C-말단이 소포체의 세포질쪽 면에 위치한다는 사실을 말해준다. 이러한 연구를 통해 C4orf32는 Type I 소포체 막단백질에 속한다는 사실을 확인할 수 있었다.

• 대한수학회보
• /
• 제35권4호
• /
• pp.819-835
• /
• 1998

The main purpose of this paper is to prove that if a real hypersurfaces M of a complex space form satisfies ${\nabla}_{\xi}S$=0 and $S{\xi}=\sigma\xi$ for some constant on $\sigma$ on M, then the structure vector field $\xi$ is principal, where S denotes the Ricci tensors of M.

• Annals of Fuzzy Mathematics and Informatics
• /
• 제16권3호
• /
• pp.333-336
• /
• 2018

One of the well known results in general topology says that every compact subset of a Hausdorff space is closed. This result in soft topology is not true in general as demonstrated throughout this note. We begin this investigation by showing that [Theorem 3.34, p.p.23] which proposed by Varol and $Ayg{\ddot{u}}n$ [7] is invalid in general, by giving a counterexample. Then we derive under what condition this result can be generalized in soft topology. Finally, we evidence that [Example 3.22, p.p. 20] which introduced in [7] is false, and we make a correction for this example to satisfy a condition of soft Hausdorffness.

• 한국통신학회논문지
• /
• 제22권8호
• /
• pp.1733-1739
• /
• 1997

An ultra-compact milimeter-wave broadband MMIC amplifier was designed using a direct-coupled topology combined with optimum feedback design. Significant reductionin the chip size was possible by employing the direct-coupled topology. Bias resistors required for the direct-coupled topology were also used as feedback elements. Feedback was optimized for millimeter-wave frequencies using reactive elements. The fabricated MMIC amplifier was realized in a chip size of 0.8mm$^{[-992]}$ and showed gains higher than 8 dB from 12 to 44 GHz. An output power of 30mW was achieved at 44 GHz with a drain efficiency of 10%.