• The Transactions of the Korean Institute of Power Electronics
• /
• v.25 no.3
• /
• pp.157-161
• /
• 2020

High voltage gain converters are essential for distributed power generation systems with renewable energy sources, such as fuel cells and solar cells, because of their low voltage characteristics. This paper introduces a novel nonisolated DC-DC converter topology developed by combining an inverting buck-boost converter and voltage multipliers. In the proposed converter, the input voltage is connected in series with the output, and the majority of the input power is directly delivered to the load. The voltage multipliers are stacked in series to achieve high step-up voltage gain. The voltage stress across all of the switches and capacitors can be significantly reduced. As a result, the switches with low voltage ratings can be used to achieve high efficiency and low cost. To verify the validity of the proposed topology, a 360-W prototype converter is built to obtain the experimental results.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.9 no.9
• /
• pp.1027-1034
• /
• 2014

We present the Low Power Broadband Low noise amplifier(LNA) that can be applied a whole bandwidth from 3G to 4G LTE. This multi input LNA was designed to steadily amplify through a multi input method regardless the size of the input signal and operate on a wide range of frequency band from a standard 3G CDMA band 1.2GHz to LTE band 2.5GHz. The designed LNA consumes an average of 6mA on a 1.2V power supply and this was affirmed using computer simulation tests. The amplification which was corresponded to the lowest input signal is at a maximum of 20dB and was able to obtain the minimum value of the gain of -10dB. The Noise figure is less than 3dB at a High-gain mode and is less than 15dB at a Low-gain mode.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.27 no.9
• /
• pp.825-833
• /
• 2016

This paper introduces a direct-conversion CMOS RF transmitter for the IEEE 802.15.4 standard with a low-power high-gain up-conversion mixer designed in $0.18{\mu}m$ process. The designed RF DCT(Direct Conversion Transmitter) is composed of differential DAC(Digital to Analog Converter), passive low-pass filter, quadrature active mixer and drive amplifier. The most important characteristic in designing RF DCT is to satisfy the 2.4 GHz Zigbee standard in low power. The quadrature active mixer inside the proposed RF DCT provides enough high gain as well as sufficient linearity using a gain boosting technique. The measurement results for the proposed transmitter show very low power consumption of 7.8 mA, output power more than 0 dBm and ACPR (Adjacent Channel Power Ratio) of -30 dBc.

• Journal of Korea Multimedia Society
• /
• v.6 no.1
• /
• pp.161-166
• /
• 2003

This paper presents a high gain LNA for a bluetooth application using 0.25$\mu\textrm{m}$ CMOS technology. The conventional one stage LNA has a low power gain. The presented one stage LNA using a cascode inverter LNA with a voltage reference and without a choke inductor has an improved Power gain. Simulation results of the 2.4GHz designed LNA shows a high power gain of 21dB, a noise figure of 2.2dB, and the power consumption of 255mW at 2.5V power supply.

• 제어로봇시스템학회:학술대회논문집
• /
• 2005.06a
• /
• pp.1853-1857
• /
• 2005

In most of motor-driven motion control systems, an encoder is used to measure a position of the motor and the velocity information is obtained by measuring the position increment over a sampling period. The quantization effect due to limited resolution of the encoder induces some measurement errors, and consequently causes deterioration of the motion performance especially in low velocity. In this paper, we propose a gain-scheduled acceleration estimator which works in wider velocity range than the original acceleration estimator. We investigate and analyze characteristics of the velocity measurement mechanism which takes into account the quantization effect of the encoder. Next, we introduce the acceleration estimator and propose a gain-scheduled acceleration estimator. The bandwidth of the gain-scheduled acceleration estimator is automatically adjusted by the velocity command. Finally, its performance is evaluated by simulation and experiment, and the results are compared with those of a conventional method and the original acceleration estimator.

• Journal of Sensor Science and Technology
• /
• v.33 no.1
• /
• pp.12-17
• /
• 2024

Floating inverter amplifiers (FIAs) have recently garnered considerable attention owing to their high energy efficiency and inherent resilience to input common-mode voltages and process-voltage-temperature variations. Since the voltage gain of a simple FIA is low, it is typically cascaded or cascoded to achieve a higher voltage gain. However, cascading poses stability concerns in closed-loop applications, while cascoding limits the output swing. This study introduces a gain-enhanced FIA that features cross-coupled body biasing. Through simulations, it is demonstrated that the proposed FIA designed using a 28-nm complementary metal-oxide-semiconductor technology with a 1-V power supply can achieve a high voltage gain (> 90 dB) suitable for dynamic open-loop applications. The proposed FIA can also be used as a closed-loop amplifier by adjusting the amount of positive feedback due to the cross-coupled body biasing. The capability of achieving a high gain with minimum-length devices makes the proposed FIA a promising candidate for low-power, high-speed sensor interface systems.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.40 no.6
• /
• pp.68-77
• /
• 2003

An improved negative capacitance circuit that cancels out input impedance of a front-end in a bioimpedance measurement and operates stably with a low gain margin has been proposed. Since the proposed circuit comprises wide-band operational amplifiers, selecting operational amplifiers is easy, while an operational amplifier of prefer bandwidth should be chosen to apply conventional circuit. Also, since gain margin can be controlled by a feedback resistor connected serially with a feedback capacitor, gain margin is tuneable with a potentiometer. The input impedance of the proposed circuit is two times larger than that of the conventional circuit and 40-times than that without a negative capacitance circuit. Furthermore, closed-loop phase response of the proposed circuit is better than that of the conventional circuit or without a negative capacitance circuit. Above all, for the proposed circuit, the frequency at which a gain peaking occurs is higher than the frequency at which the loop gain becomes a maximum. Thus, the proposed circuit is not affected by a gain peaking and can be operated with a very low gain margin.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.29 no.10A
• /
• pp.1223-1229
• /
• 2004

A variable-gain low-voltage low noise amplifier MMIC operating at 5GHz frequency band is designed and implemented using the ETRI 0.5$\mu\textrm{m}$ GaAs MESFET library process. This low noise amplifier is designed to have the variable gain for adaptive antenna array combined in HIPERLAN/2. The feedback circuit of a resistor and channel resistance controlled by the gate voltage of enhancement MESFET is proposed for the variable-gain low noise amplifier consisted of cascaded two stages. The fabricated variable gain amplifier exhibits 5.5GHz center frequency, 14.7dB small signal gain, 10.6dB input return loss, 10.7dB output return loss, 14.4dB variable gain, and 2.98dB noise figure at V$\_$DD/=1.5V, V$\_$GGl/=0.4V, and V$\_$GG2/=0.5V. This low noise amplifier also shows-19.7dBm input PldB, -10dBm IIP3, 52.6dB SFDR, and 9.5mW power consumption.

• Korean Journal of Social Welfare
• /
• v.65 no.2
• /
• pp.335-356
• /
• 2013

Physical resources are central to coping with economic hardships for people in low-income, yet life experiences such as resource loss and gain and their relationships with a sense of well-being received scarce attention. Thus this study investigated levels of loss and gain of physical resources, economic stability and well-being of 254 adults who participated in welfare-to-work programs; correlations and paths among these variables; and direct and indirect effects of economic stability by structural equation modeling. Major results were: first, the levels of resource loss and gain were below a moderate level and the level of gain was significantly higher than the loss level. Second, in the relationships with both economic stability and well-being, resource loss showed negative correlations, while resource gain showed significantly positive correlations. Third, the negative direct effect of resource loss either on the economic stability or on the well-being respectively was significant and the indirect effect on well-being through economic stability was also significant. Finally, the direct effect of resource gain on either economic stability or well-being was significant; and the indirect effect of resource gain on well-being was also significant. Thus in both models for resource loss and gain, the indirect effect of economic stability was significant, which supports partial mediation model. Based on these results, implications for social work practice and research were examined, particularly for enabling social work practice to utilize information regarding resource loss and gain, economic stability, and a sense of well-being that were embedded in the community life of people in low-income.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.5 no.4
• /
• pp.276-281
• /
• 2005

This paper presents a low voltage operating IF QPSK receiver block which is consisted of programmable gain amplifier (PGA) and analog to digital converter. This PGA has 6 bit control and 250MHz bandwidth, $0{\sim}20\;dB$ gain range. Using the proposed PGA architecture (low distortion gain control switch block), we can process the continuous fully differential $0.2{\sim}2.5Vpp$ input/output range and 44MHz carrier with 2 MHz bandwidth signal at 1.8V supply voltage. Using the sub-sampling technique (input freq. is $44{\sim}46MHz$, sampling freq. is 25MHz), we can process the IF QPSK signal ($44{\sim}46MHz$) which is the output of the 6 bit PGA. We can get the SNDR 35dB, which is the result of PGA and ADC at full gain mode. We fabricated the PGA and ADC and the digital signal processing block of the IF QPSK with the 0.18um CMOS MIM process 1.8V Supply.