• Title/Summary/Keyword: high voltage generator

Search Result 573, Processing Time 0.032 seconds

A Study on Cooling Effect and Power Control of a Mini Ozonizer (소형 오존발생장치의 전력제어와 냉각효과에 관한 연구)

  • Woo, Sung-Hoon;Park, Seung-Cho;Yoon, Sung-Yoon;Park, Jee-Ho;Woo, Jung-In
    • Journal of Korean Society of Environmental Engineers
    • /
    • v.28 no.1
    • /
    • pp.97-103
    • /
    • 2006
  • In this paper, a control method of a mini ozone generator is proposed, and also a cooling technique is described which is cooling down the flowing air gap into a silent discharger to $2^{\circ}C$ to generate ozone of high density and diffusing power. As the digital control system for this method, a double feedback loop is designed which detects the voltage and current of equivalent capacitor of the discharger and compensates for the poor power waveform caused by the noise at high discharging frequency. During the plant modeling of this system, computing time factor is considered as a unique parameter of the power system to improve the transient responses with regard to fluctuating load and to replenish the computing time delay of the controller. Through the experiment, sinusoidal input current for discharger can be acquired and all the effectiveness of this accurate control system over unstable ozone discharger are proved.

Design of a High Performance Multiplier Using Current-Mode CMOS Quaternary Logic Circuits (전류모드 CMOS 4치 논리회로를 이용한 고성능 곱셈기 설계)

  • Kim, Jong-Soo;Kim, Jeong-Beom
    • Journal of IKEEE
    • /
    • v.9 no.1 s.16
    • /
    • pp.1-6
    • /
    • 2005
  • This paper proposes a high performance multiplier using CMOS multiple-valued logic circuits. The multiplier based on the Modified Baugh-Wooley algorithm is designed with current-mode CMOS quaternary logic circuits. The multiplier is functionally partitioned into the following major sections: partial product generator block(binary-quaternary logic conversion block), current-mode quaternary logic full-adder block, and quaternary-binary logic conversion block. The proposed multiplier has 4.5ns of propagation delay and 6.1mW of power consumption. This multiplier can easily adapted to the binary system by the encoder and the decoder. This circuit is designed with 0.35um standard CMOS process at 3.3V supply voltage and 5uA unit current. The validity and effectiveness are verified through the HSPICE simulation.

  • PDF

An Analysis of Characteristics of Underground Power line Communication Channel (지중 전력선 통신채널의 특성 해석)

  • Eom, Ki-Hwan;Shin, Jai-Ho;Lee, Seung-Joon
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.48 no.5
    • /
    • pp.40-45
    • /
    • 2011
  • In this paper, to develop a broadband power line communication modem and network technologies, we analysis the characteristics of underground power line communication channel through actual tests. To measure the amount of attenuation by length and structure of broadband power line communication channel, we configure a measurement system of the channel with signal generator, spectrum analyzer and non-contacted coupler. For actual tests, we choose two of the longest lines among medium-voltage lines as a single line in the test lines and measure the characteristics of noise and signal attenuation level of the channel. The experimental results show that the channel has a impulse noise which can remarkably reduce communication capability. In the case of long lines, high-frequency attenuation appeared by length of the lines.

The Analysis of Underground Power Line Communication Channel Characteristics by Measurements (지중전력선 통신채널 측정에 의한 특성해석)

  • Shin, Dong-Hwan;Choi, Jeong-Yeon;Lee, Seung-Jun;Woo, Hui-Gon;Shin, Jai-Ho;Eom, Ki-Hwan
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2009.10a
    • /
    • pp.86-89
    • /
    • 2009
  • In this paper, a broadband power line communication modem and network technology to develop tests with actual characteristics of the underground power line communication channel to be interpreted. Length and structure of the underground distribution line due to underground distribution line to the broadband powerline communication channels to measure the amount of attenuation on the signal generator, spectrum analyzer, such as contactless coupler was used to configure the channel measurement system. Demonstration tests in the test line as a single line by selecting the longest high-voltage lines where the two-channel measurement and signal attenuation on the noise level was measured. Measuring results degrade communication performance can be quite sure that was the presence of impulse noise, long lines, the line length was confirmed by the high-frequency attenuation appears.

  • PDF

A study of communication-based protection coordination for networked distribution system (네트워크 배전계통용 통신기반 보호협조에 관한 연구)

  • Kim, WooHyun;Chae, WooKyu;Hwang, SungWook;Lee, HakJu
    • KEPCO Journal on Electric Power and Energy
    • /
    • v.8 no.1
    • /
    • pp.43-48
    • /
    • 2022
  • Although the distribution system has been structured as complicated as a mesh in the past, the connection points for each line are always kept open, so that it is operated as a radial distribution system (RDS). For RDS, the line utilization rate is determined according to the maximum load on the line, and the utilization rate is usually kept low. In addition, when a fault occurs in the RDS, a power outage of about 3 to 5 minutes occurs until the fault section is separated, and the healthy section is transferred to another line. To improve the disadvantages of the RDS, research on the construction of a networked distribution system (NDS) that linking multiple lines is in progress. Compared to the RDS, the NDS has advantages such as increased facility utilization, load leveling, self-healing, increased capacity connected to distributed generator, and resolution of terminal voltage drop. However, when a fault occurs in the network distribution system, fault current can flow in from all connected lines, and the direction of fault current varies depending on the fault point, so a high-precision fault current direction determination method and high-speed communication are required. Therefore, in this paper, we propose an accurate fault current direction determination method by comparing the peak value polarity of the fault current in the event of a fault, and a communication-based protection coordination method using this method.

Effects of Contrast Improvement on High Voltage Rectification Type of X-ray Diagnostic Apparatus (X선 진단장치의 고압정류방식이 대조도 향상에 미치는 영향)

  • Lee, Hoo-Min;Yoon, Joon;Kim, Hyun-Ju
    • Journal of radiological science and technology
    • /
    • v.37 no.3
    • /
    • pp.187-193
    • /
    • 2014
  • The purpose of this study was to analyze the effect on the selectivity on of high-voltage rectification device that measured the performance of the grid, and the contrast improvement ability (K factor) by measuring the scattered radiation content of the transmitted X-rays. The scattered radiation generated when the X-ray flux comes from the diagnostic X-ray generator that passes through an object. Targeting four different rectifications of X-ray generators, the mean value of the tube voltage and the tube current was measured in order to maximize the accuracy of the generating power dose within the same exposure condition. Using fluorescence meter, the content of the scattered rays that are transmitted through the acrylic was measured depending on the grid usage. When grid is not used, the content of the scattered rays was the lowest (34.158%) with the single-phase rectifier, was increased with the inverter rectifier (37.043%) and the three-phase 24-peak rectification method (37.447%). The difference of the scattered radiation content of each device was significant from the lowest 0.404% to the highest 3.289% while using 8:1 grid, the content of the scattered ray was the lowest with the single content of the scattered ray was the lowest with the single-phase rectifier (18.258%), was increased with the rectifier (25.502%) and the 24-peaks rectification (24.217%). Furthermore, there was difference up to content 7.244% to the lowest content 1.285% within three-phase 24-peaks rectification, inverter rectifications, and single-phase rectifier depending on the selectivity of the grid. Drawn from the statistical analysis, there was a similar relationship between the contrast improvement factor and the K factor. As a result, the grid selectivity and the contrast were increased within the single-phase rectifier rather than the constant voltage rectifier.

Dead Operation Characteristics of Earth Leakage Circuit Breaker for 50[A] Against Surge Voltages (서지전압에 대한 50[A]용 누전차단기의 부동작 특성)

  • 이승칠;장석훈;이복희
    • The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.11 no.5
    • /
    • pp.44-52
    • /
    • 1997
  • Electronic circuits with semiconductor and IC are very weak against the surge voltage and currents. The surge protective devices for electronic circuit and AC power lines are becoming more widely used. It is possible to give rise to the malfunction of the earth leakage circuit breaker(ELB) due to the operation of surge protective devices, and the interruption of AC power lines on account of the malfunction of the ELB brings about several disadvantages such as low operation efficiency and reliability of electronic and informational systems, economical loss, and etc. The aim of the present work is to investigate the dead operation characteristics of the ELB against the surge voltages. The impulse generator of 10[kV) in an 1.2/ 50[~) voltage waveform was fabricated. The dead operation characteristics of the ELB applied by surge voltages were measured under the conditions of KS C 4613 and the test circuit with a varistor. As a consequence, the peak value of the zero-phase sequence circuit of the ELB is increased as the surge voltage and stray capacitance increase. All of the ELBs used in this work were satisfied with the lightning impulse dead operation test condition defined in KS C 4613. However one specimen only did not bring about dead operation in the condition of the test circuit with a varistor. There is high possibility that a large portion of the ELB installed at the AC power lines with the surge protective devices bring about the dead operation.

  • PDF

A 3.2Gb/s Clock and Data Recovery Circuit without Reference Clock for Serial Data Communication (시리얼 데이터 통신을 위한 기준 클록이 없는 3.2Gb/s 클록 데이터 복원회로)

  • Kim, Kang-Jik;Jung, Ki-Sang;Cho, Seong-Ik
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.46 no.2
    • /
    • pp.72-77
    • /
    • 2009
  • In this paper, a 3.2Gb/s clock and data recovery (CDR) circuit for a high-speed serial data communication without the reference clock is described This CDR circuit consists of 5 parts as Phase and frequency detector(PD and FD), multi-phase Voltage Controlled-Oscillator(VCO), Charge-pumps (CP) and external Loop-Filter(KF). It is adapted the PD and FD, which incorporates a half-rate bang-bang type oversampling PD and a half-rate FD that can improve pull-in range. The VCO consists of four fully differential delay cells with rail-to-rail current bias scheme that can increase the tuning range and tuning linearity. Each delay cell has output buffers as a full-swing generator and a duty-cycle mismatch compensation. This materialized CDR can achieve wide pull-in range without an extra reference clock and it can be also reduced chip area and power consumption effectively because there is no additional Phase Locked- Loop(PLL) for generating reference clock. The CDR circuit was designed for fabrication using 0.18um 1P6M CMOS process and total chip area excepted LF is $1{\times}1mm^2$. The pk-pk jitter of recovered clock is 26ps at 3.2Gb/s input data rate and total power consumes 63mW from 1.8V supply voltage according to simulation results. According to test result, the pk-pk jitter of recovered clock is 55ps at the same input data-rate and the reliable range of input data-rate is about from 2.4Gb/s to 3.4Gb/s.

Fabrication and Its Characteristics of Ion Energy Spectrometer for Diagnostics of Plasma (플라즈마 진단을 위한 이온에너지 분석장치의 제작 및 특성 조사)

  • Kim, Kye-Ryung;Kim, Wan;Lee, Yong-Hyun;Kang, Hee-Dong
    • Journal of Sensor Science and Technology
    • /
    • v.7 no.3
    • /
    • pp.163-170
    • /
    • 1998
  • An ion energy spectrometer which has the $45^{\circ}$ parallel electrostatic deflection plate was designed and constructed for measuring ion temperature in high temperature plasma. The energy calibration and the energy resolution were studied in detail for a hydrogen ion at the $0.24{\sim}1.92\;keV$ energy using electrostatic accelerator with a duoplasmatron ion source. The voltage of the deflection plate was linearly increased for the decreased ion detector position at the constant ion energy and decreased for the increased ion energy at the fixed ion detector position. The inclination of the deflection plate voltage to the ion energy was between 0.92 and 1.61, and linearly decreased for the increased the ion detector position. The measured energy resolution, which is $4.2%\;{\sim}\;11.6%$ in this experiment region, was improved for the increased ion dector position and ion energy. The relative efficiency was increased for the decreased the ion detector position. The ion energy spectrum of the DC plasma in the multi-purpose plasma generator was measured using this equipment. The ion temperature was 203-205 eV at the discharge voltage 320 V, discharge current 1.7 A.

  • PDF

Development of PC-based and portable high speed impedance analyzer for biosensor (바이오센서를 위한 PC 기반의 휴대용 고속 임피던스 분석기 개발)

  • Kim, Gi-Ryon;Kim, Gwang-Nyeon;Heo, Seung-Deok;Lee, Seung-Hoon;Choi, Byeong-Cheol;Kim, Cheol-Han;Jeon, Gye-Rok;Jung, Dong-Keun
    • Journal of Sensor Science and Technology
    • /
    • v.14 no.1
    • /
    • pp.33-41
    • /
    • 2005
  • For more convenient electrode-electrolyte interface impedance analysis in biosensor, a stand-alone impedance measurement system is required. In our study, we developed a PC-based portable system to analyze impedance of the electrochemical cell using microprocessor. The devised system consists of signal generator, programmable amplifiers, A/D converter, low pass filter, potentiostat, I/V converter, microprocessor, and PC interface. As a microprocessor, PIC16F877 which has the processing speed of 5 MIPS was used. For data acquisition, the sampling rate at 40 k samples/sec, resolution of 12 bit is used. RS-232 with 115.2 kbps speed is used for the PC communication. The square wave was used as stimuli signal for impedance analysis and voltage-controlled current measurement method of three-electrode-method were adopted. Acquired voltage and current data are calculated to multifrequency impedance signal after Fourier transform. To evaluate the implemented system, we set up the dummy cell as equivalent circuit of which was composed of resistor, parallel circuit of capacitor and resistor connected in parallel and measured the impedance of the dummy cell; the result showed that there exist accuracy within 5 % errors and reproduction within 1 % errors compared to output of Hioki LCR tester and HP impedance analyzer as a standard product. These results imply that it is possible to analyze electrode-electrolyte interface impedance quantitatively in biosensor and to implement the more portable high speed impedance analysis system compared to existing systems.