Browse > Article

A 3.2Gb/s Clock and Data Recovery Circuit without Reference Clock for Serial Data Communication  

Kim, Kang-Jik (Division of Electronics and Information Engineering, Chonbuk University)
Jung, Ki-Sang (Division of Electronics and Information Engineering, Chonbuk University)
Cho, Seong-Ik (Division of Electronics and Information Engineering, Chonbuk University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SC / v.46, no.2, 2009 , pp. 72-77 More about this Journal
Abstract
In this paper, a 3.2Gb/s clock and data recovery (CDR) circuit for a high-speed serial data communication without the reference clock is described This CDR circuit consists of 5 parts as Phase and frequency detector(PD and FD), multi-phase Voltage Controlled-Oscillator(VCO), Charge-pumps (CP) and external Loop-Filter(KF). It is adapted the PD and FD, which incorporates a half-rate bang-bang type oversampling PD and a half-rate FD that can improve pull-in range. The VCO consists of four fully differential delay cells with rail-to-rail current bias scheme that can increase the tuning range and tuning linearity. Each delay cell has output buffers as a full-swing generator and a duty-cycle mismatch compensation. This materialized CDR can achieve wide pull-in range without an extra reference clock and it can be also reduced chip area and power consumption effectively because there is no additional Phase Locked- Loop(PLL) for generating reference clock. The CDR circuit was designed for fabrication using 0.18um 1P6M CMOS process and total chip area excepted LF is $1{\times}1mm^2$. The pk-pk jitter of recovered clock is 26ps at 3.2Gb/s input data rate and total power consumes 63mW from 1.8V supply voltage according to simulation results. According to test result, the pk-pk jitter of recovered clock is 55ps at the same input data-rate and the reliable range of input data-rate is about from 2.4Gb/s to 3.4Gb/s.
Keywords
Clock and data recovery (CDR); Phase detector (PD); Frequency detector (FD); Charge pump (CP); Voltage-controlled oscillator (VCO);
Citations & Related Records
연도 인용수 순위
  • Reference
1 Rezayee. A, and C. Andre. T. Salama, 'An Improved Bang-bang Phase Detector for Clock and Data Recovery Applications', Circuits and Systems, 2001. ISCAS' 01. Proceedings of the 2001 International Symposium on, Volume: 1 Page, 715-718, May, 2001
2 Behzard Razavi, 'Desing of Integrated Circuits for Optical Commynications', McGRAW-HILL, 2003
3 Kuo-Hsing Cheng ,Ch'ing- Wen Lai and Yu-Lung Lo, 'A CMOS VCO for 1V, 1GHz PLL Applications,' 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits (AF'-ASIC2004) / Aug. 4-5, 2004
4 Sung-Sop Lee, Hyung-Wook Jang, and Jin-Ku Kang, '3.125Gbps Reference-less Clock and Data Recovery using 4X Oversampling', Incheon, Korea: Inha University, IEEE, 2005
5 Behzard Razavi, Monolithic Phase- Locked Loops and Clock Recovery Circuits, IEEE press, pp33-34, 1996
6 Rong-Jyi Yang, Shang-Ping Chen, Shen-Iuan Liu, 'A 3.125-Gb/s Clock and Data Recovery Circuit for the 10-Gbase-LX4 Ethernet', IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 8, AUGUST 2004
7 T. Palkert, 'A review of current standards activites for high speed physical layers,' Proc. 5th International Workshop on System-on-Chip for Real-Time Applications, pp. 495-499, July 2005