• 제목/요약/키워드: generic logic process

검색결과 14건 처리시간 0.021초

Overstress-Free 4 × VDD Switch in a Generic Logic Process Supporting High and Low Voltage Modes

  • Song, Seung-Hwan;Kim, Jongyeon;Kim, Chris H.
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제15권6호
    • /
    • pp.664-670
    • /
    • 2015
  • A four-times-VDD switch that supports high and low voltage mode operations is demonstrated in a generic 65 nm logic process. The proposed switch shows the robust operation for supply voltages ranging from VDD to $4{\times}VDD$. A cascaded voltage switch and a voltage doubler based charge pump generate the intermediate supply voltage levels required for the proposed high voltage switch. All the high voltage circuits developed in this work can be implemented using standard logic transistors without being subject to any voltage overstress.

외래환자 진료 프로세스를 위한 인터넷 기반 Generic 시뮬레이션 모델 (Internet-based Generic Simulation Model for Outpatient Clinics)

  • 구정인;이기호;이종성;이홍;김병인
    • 한국경영과학회지
    • /
    • 제37권4호
    • /
    • pp.139-151
    • /
    • 2012
  • This paper introduces an Internet-based generic simulator for outpatient clinics, named PIOS (Postech Internet-based Outpatient Simulator). Unlike other simulation tools, PIOS is operated on the Internet, is straightforward to use for outpatient process analysis, and is open to public via http://logistics.postech.ac.kr/pios with free of charge. Therefore, non-simulation expert users such as hospital administrators and managers can easily access to PIOS and conduct simulation study by themselves. In this paper, we describe the main components and programming logic of PIOS, and demonstrate its validity by comparing the output results of PIOS and a commercial software package.

Logic 공정 기반의 비동기식 1Kb eFuse OTP 메모리 IP 설계 (Design of an Asynchronous eFuse One-Time Programmable Memory IP of 1 Kilo Bits Based on a Logic Process)

  • 이재형;강민철;김려연;장지혜;하판봉;김영희
    • 한국정보통신학회논문지
    • /
    • 제13권7호
    • /
    • pp.1371-1378
    • /
    • 2009
  • 본 논문에서는 로직 공정 기반의 저전력 eFuse OTP 메모리 셀을 제안하였다. eFuse OTP 메모리 셀은 프로그램과 읽기 모드에 최적화되도록 각각의 트랜지스터를 사용하였으며, WL과 BL의 기생적인 커패시턴스를 줄이므로 읽기 모드에서의 동작 전류를 줄였다. 그리고 저전력, 저면적의 eFuse OTP 메모리 IP 설계를 위하여 비동기식 인터페이스, 분리된 I/O, 디지털 센싱 방식의 BL 감지 증폭기 회로를 사용하였다. 모의실험 결과 읽기 모드에서의 동작전류는 VDD, VIO 각각 349.5${\mu}$A, 3.3${\mu}$A로 나왔다. 그리고 동부하이텍 0.18${\mu}$m generic 공정으로 설계된 eFuse OTP 메모 리 IP의 레이아웃 면적은300 ${\times}$557${\mu}m^2$이다.

Training-Free Fuzzy Logic Based Human Activity Recognition

  • Kim, Eunju;Helal, Sumi
    • Journal of Information Processing Systems
    • /
    • 제10권3호
    • /
    • pp.335-354
    • /
    • 2014
  • The accuracy of training-based activity recognition depends on the training procedure and the extent to which the training dataset comprehensively represents the activity and its varieties. Additionally, training incurs substantial cost and effort in the process of collecting training data. To address these limitations, we have developed a training-free activity recognition approach based on a fuzzy logic algorithm that utilizes a generic activity model and an associated activity semantic knowledge. The approach is validated through experimentation with real activity datasets. Results show that the fuzzy logic based algorithms exhibit comparable or better accuracy than other training-based approaches.

A Logic-compatible Embedded DRAM Utilizing Common-body Toggled Capacitive Cross-talk

  • Cheng, Weijie;Das, Hritom;Chung, Yeonbae
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제16권6호
    • /
    • pp.781-792
    • /
    • 2016
  • This paper presents a new approach to enhance the data retention of logic-compatible embedded DRAMs. The memory bit-cell in this work consists of two logic transistors implemented in generic triple-well CMOS process. The key idea is to use the parasitic junction capacitance built between the common cell-body and the data storage node. For each write access, a voltage transition on the cell-body couples up the data storage levels. This technique enhances the data retention and the read performance without using additional cell devices. The technique also provides much strong immunity from the write disturbance in the nature. Measurement results from a 64-kbit eDRAM test chip implemented in a 130 nm logic CMOS technology demonstrate the effectiveness of the proposed circuit technique. The refresh period for 99.9% bit yield measures $600{\mu}s$ at 1.1 V and $85^{\circ}C$, enhancing by % over the conventional design approach.

A Study on Trend Impact Analysis Based of Adaptive Neuro-Fuzzy Inference System

  • Yong-Gil Kim;Kang-Yeon Lee
    • International journal of advanced smart convergence
    • /
    • 제12권1호
    • /
    • pp.199-207
    • /
    • 2023
  • Trend Impact Analysis is a prominent hybrid method has been used in future studies with a modified surprise- free forecast. It considers experts' perceptions about how future events may change the surprise-free forecast. It is an advanced forecasting tool used in futures studies for identifying, understanding and analyzing the consequences of unprecedented events on future trends. In this paper, we propose an advanced mechanism to generate more justifiable estimates to the probability of occurrence of an unprecedented event as a function of time with different degrees of severity using adaptive neuro-fuzzy inference system (ANFIS). The key idea of the paper is to enhance the generic process of reasoning with fuzzy logic and neural network by adding the additional step of attributes simulation, as unprecedented events do not occur all of a sudden but rather their occurrence is affected by change in the values of a set of attributes. An ANFIS approach is used to identify the occurrence and severity of an event, depending on the values of its trigger attributes.

Multiobjective Genetic Algorithm for Scheduling Problems in Manufacturing Systems

  • Gen, Mitsuo;Lin, Lin
    • Industrial Engineering and Management Systems
    • /
    • 제11권4호
    • /
    • pp.310-330
    • /
    • 2012
  • Scheduling is an important tool for a manufacturing system, where it can have a major impact on the productivity of a production process. In manufacturing systems, the purpose of scheduling is to minimize the production time and costs, by assigning a production facility when to make, with which staff, and on which equipment. Production scheduling aims to maximize the efficiency of the operation and reduce the costs. In order to find an optimal solution to manufacturing scheduling problems, it attempts to solve complex combinatorial optimization problems. Unfortunately, most of them fall into the class of NP-hard combinatorial problems. Genetic algorithm (GA) is one of the generic population-based metaheuristic optimization algorithms and the best one for finding a satisfactory solution in an acceptable time for the NP-hard scheduling problems. GA is the most popular type of evolutionary algorithm. In this survey paper, we address firstly multiobjective hybrid GA combined with adaptive fuzzy logic controller which gives fitness assignment mechanism and performance measures for solving multiple objective optimization problems, and four crucial issues in the manufacturing scheduling including a mathematical model, GA-based solution method and case study in flexible job-shop scheduling problem (fJSP), automatic guided vehicle (AGV) dispatching models in flexible manufacturing system (FMS) combined with priority-based GA, recent advanced planning and scheduling (APS) models and integrated systems for manufacturing.

PLM 지원을 위한 온톨로지 기반 지식 프레임워크 (Ontology-Based Knowledge Framework for Product Life cycle Management)

  • 이재현;서효원
    • 한국정밀공학회지
    • /
    • 제23권3호
    • /
    • pp.22-31
    • /
    • 2006
  • This paper introduces an approach to an ontology-based knowledge framework for product life cycle management (PLM). Participants in a product life cycle want to share comprehensive product knowledge without any ambiguity and heterogeneity. However, previous knowledge management approaches are limited in providing those aspects. Therefore, we suggest an ontology-based knowledge framework including knowledge maps, axioms and specific knowledge far domain. The bottom level, the axiom, specifies the semantics of concepts and relations of knowledge so that ambiguity of the semantics can be alleviated. The middle level is a product development knowledge map; it defines the concepts and the relations of the product domain common knowledge and guides engineers to process their engineering decisions. The middle level is then classified further into more detailed levels, such as generic product level, specific product level, product version level, and product item level for PLM. The top level is specialized knowledge fer a specific domain that gives the solution of a specific task or problem. It is classified into three knowledge types: expert knowledge, engineering function knowledge, and data-analysis-based knowledge. This proposed framework is based on ontology to accommodate a comprehensive range of unambiguous knowledge for PLM and is represented with first-order logic to maintain a uniform representation.

외부프로그램 전압을 이용한 8비트 eFuse OTP IP 설계 (Design of an 8-Bit eFuse One-Time Programmable Memory IP Using an External Voltage)

  • 조규삼;김미영;강민철;장지혜;하판봉;김영희
    • 한국정보통신학회논문지
    • /
    • 제14권1호
    • /
    • pp.183-190
    • /
    • 2010
  • 본 논문에서는 외부 프로그램 전압으로 프로그램 가능한 로직 공정 기반의 eFuse OTP 셀을 제안하였다. 기존의 eFuse OTP 메모리 셀은 eFuse의 양극 (anode)에 연결된 SL (Source Line)으로 SL 구동회로의 전압강하를 거치면서 프로그램 데이터가 공급된 반면, 새롭게 제안된 eFuse 셀은 NMOS 프로그램 트랜지스터의 게이트에 프로그램 데이터가 공급되고 eFuse의 양극에 3.8V의 외부 프로그램 전압 (FSOURCE)이 전압강하 없이 공급된다. 그리고 제안된 셀의 FSOURCE 전압은 읽기 모드에서 0V 또는 플로팅 상태를 유지한다. 한편 본 논문에서는 FSOURCE 핀의 전압이 플로팅 상태인 경우는 회로적으로 0V로 바이어싱 하는 클램프 회로를 제안하였고, 로직 전압인 VDD (=1.8V)와 FSOURCE전압 사이에 스위칭 해주는 VPP 스위칭 회로를 제안하였다. 동부하이텍 $0.15{\mu}m$ generic 공정으로 설계된 8비트 eFuse OTP IP의 레이아웃 면적은 $359.92{\times}90.98{\mu}m^2$이다.

초등학생의 호흡 개념 이해에 대한 연구 (A Cross-age Study on Elementary Students이 Understanding of the Concept of Respiration)

  • 성정희;김영수
    • 한국초등과학교육학회지:초등과학교육
    • /
    • 제19권2호
    • /
    • pp.57-74
    • /
    • 2000
  • Students' concepts of scientific phenomena have become a point of focus in science education research. This study investigated into developmental process and mechanism of the students' respiration concept through a cross-age study. This study utilized the 1st, 3rd, 6th grade elementary students to find out changes in student's understanding of the concept of respiration. The 1st and 3rd grade level students were interviewed what the respiration mean and whether each of living things respires, etc. The 6th grade students were interviewed and tested. Respiration is a word that students come across often in everyday life. It was found that they were more likely to associate respiration with its more common concept of breathing or gas exchange as opposed to its more scientific definition as the process in which nutrients are oxidized to provide energy. This trend didn't improve as they advanced grade. This is an indication that the knowledge system of student is split into a generic knowledge system and scientific knowledge system. Understanding of concept increased and differentiated across grade levels but that understanding was limited. They overcome their tendency to base their understanding of respiration on their understanding of human phenomena and learn to integrate their understanding of biological phenomena through a one organ - one role type of logic. They also intuitively explain everything based on their own experience.

  • PDF