JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Logic-compatible Embedded DRAM Utilizing Common-body Toggled Capacitive Cross-talk

  • Cheng, Weijie (School of Electronics Engineering, Kyungpook National University) ;
  • Das, Hritom (School of Electronics Engineering, Kyungpook National University) ;
  • Chung, Yeonbae (School of Electronics Engineering, Kyungpook National University)
  • Received : 2016.02.24
  • Accepted : 2016.10.23
  • Published : 2016.12.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a new approach to enhance the data retention of logic-compatible embedded DRAMs. The memory bit-cell in this work consists of two logic transistors implemented in generic triple-well CMOS process. The key idea is to use the parasitic junction capacitance built between the common cell-body and the data storage node. For each write access, a voltage transition on the cell-body couples up the data storage levels. This technique enhances the data retention and the read performance without using additional cell devices. The technique also provides much strong immunity from the write disturbance in the nature. Measurement results from a 64-kbit eDRAM test chip implemented in a 130 nm logic CMOS technology demonstrate the effectiveness of the proposed circuit technique. The refresh period for 99.9% bit yield measures $600{\mu}s$ at 1.1 V and $85^{\circ}C$, enhancing by % over the conventional design approach.

Keywords

References

  1. W. K. Luk and R. H. Dennard, "A novel dynamic memory cell with internal voltage gain," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 884-894, April 2005. https://doi.org/10.1109/JSSC.2004.842854
  2. J. Lynch and P. P. Irazoqui, "A low power logiccompatible multi-bit memory bit cell architecture with differential pair and current stop constructs," IEEE Trans. on Circuits and Systems-I: Regular Papers, vol. 61, no. 12, pp. 3367-3375, December 2014. https://doi.org/10.1109/TCSI.2014.2334791
  3. K. C. Chun, et al., "A 3T gain cell embedded DRAM utilizing preferential boosting for high density and low power on-die caches," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1495-1505, June 2011. https://doi.org/10.1109/JSSC.2011.2128150
  4. K. C. Chun, et al., "A 2T1C embedded DRAM macro with no boosted supplies featuring a 7T SRAM based repair and a cell storage monitor," IEEE J. Solid-State Circuits, vol. 47, no. 10, pp. 2517-2526, October 2012. https://doi.org/10.1109/JSSC.2012.2206685
  5. W. Zhang, et al., "A write-back-free 2T1D embedded DRAM with local voltage sensing and a dual-row-access low power mode," IEEE Trans. on Circuits and Systems-I: Regular Papers, vol. 60, no. 8, pp. 2030-2038, August 2013. https://doi.org/10.1109/TCSI.2013.2252652
  6. Y. S. Park, et al., "Low-power high-throughput LDPC decoder using non-refresh embedded DRAM," IEEE J. Solid-State Circuits, vol. 49, no. 3, pp. 783-794, March 2014. https://doi.org/10.1109/JSSC.2014.2300417
  7. R. Giterman, et al., "Single-supply 3T gain-cell for low-voltage low-power applications," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 1, pp. 358-362, January 2016. https://doi.org/10.1109/TVLSI.2015.2394459
  8. K. C. Chun, et al., 'A 667 MHz logic-compatible embedded DRAM featuring an asymmetric 2T gain cell for high speed on-die caches," IEEE J. Solid-State Circuits, vol. 47, no. 2, pp. 547-559, February 2012. https://doi.org/10.1109/JSSC.2011.2168729
  9. D. Somasekhar, et al., "2 GHz 2 Mb 2T gain cell memory macro with 128 GBytes/sec bandwidth in a 65 nm logic process technology," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 174-185, January 2009. https://doi.org/10.1109/JSSC.2008.2007155
  10. A. Teman, et al., "Replica technique for adaptive refresh timing of gain-cell-embedded DRAM," IEEE Trans. on Circuits and Systems-II: Express Briefs, vol. 61, no. 4, pp. 259-263, April 2014. https://doi.org/10.1109/TCSII.2014.2305016
  11. W. Choi, et al., "A refresh-less eDRAM macro with embedded voltage reference and selective read for an area and power efficient Viterbi decoder," IEEE J. Solid-State Circuits, vol. 50, no. 10, pp. 2451-2462, October 2015. https://doi.org/10.1109/JSSC.2015.2454241
  12. H. Zheng, et al., "A high-retention 2T embedded DRAM with cell-body toggle scheme," IEEE International Conference on Electron Devices and Solid-State Circuits, June 2014.
  13. S.-M. Yoo, et al., "Variable VCC design techniques for battery-operated DRAM's," IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 499-503, April 1993. https://doi.org/10.1109/4.210034

Cited by

  1. P-channel logic 2 T eDRAM macro with high retention bit architecture vol.46, pp.7, 2018, https://doi.org/10.1002/cta.2496