• 제목/요약/키워드: etch-back

검색결과 48건 처리시간 0.029초

Selective Etching of Magnetic Layer Using CO/$NH_3$ in an ICP Etching System

  • Park, J.Y.;Kang, S.K.;Jeon, M.H.;Yeom, G.Y.
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2009년도 제38회 동계학술대회 초록집
    • /
    • pp.448-448
    • /
    • 2010
  • Magnetic random access memory (MRAM) has made a prominent progress in memory performance and has brought a bright prospect for the next generation nonvolatile memory technologies due to its excellent advantages. Dry etching process of magnetic thin films is one of the important issues for the magnetic devices such as magnetic tunneling junctions (MTJs) based MRAM. CoFeB is a well-known soft ferromagnetic material, of particular interest for magnetic tunnel junctions (MTJs) and other devices based on tunneling magneto-resistance (TMR), such as spin-transfer-torque MRAM. One particular example is the CoFeB - MgO - CoFeB system, which has already been integrated in MRAM. In all of these applications, knowledge of control over the etching properties of CoFeB is crucial. Recently, transferring the pattern by using milling is a commonly used, although the redeposition of back-sputtered etch products on the sidewalls and the low etch rate of this method are main disadvantages. So the other method which has reported about much higher etch rates of >$50{\AA}/s$ for magnetic multi-layer structures using $Cl_2$/Ar plasmas is proposed. However, the chlorinated etch residues on the sidewalls of the etched features tend to severely corrode the magnetic material. Besides avoiding corrosion, during etching facets format the sidewalls of the mask due to physical sputtering of the mask material. Therefore, in this work, magnetic material such as CoFeB was etched in an ICP etching system using the gases which can be expected to form volatile metallo-organic compounds. As the gases, carbon monoxide (CO) and ammonia ($NH_3$) were used as etching gases to form carbonyl volatiles, and the etched features of CoFeB thin films under by Ta masking material were observed with electron microscopy to confirm etched resolution. And the etch conditions such as bias power, gas combination flow, process pressure, and source power were varied to find out and control the properties of magnetic layer during the process.

  • PDF

전자기파 산란을 이용한 Submicron 광학 MASK의 특성 및 최적화 (The characteristics and optimization of submicron optical mask using electromagnetic scattering effect)

  • 최준규;박정보;김유석;이성묵
    • 한국광학회지
    • /
    • 제8권4호
    • /
    • pp.345-352
    • /
    • 1997
  • 최신(4GDRAM)의 MASK design에서는 전자기파의 산란에 의한 효과를 고려해 주는 것이 매우 중요하다. 이를 위하여 시간 영역에서의 요한 차분법을 도입하여 직접 마스크 함수를 계산하였다. 새롭게 도입한 마스크 함수를 사용함으로써 마스크와 렌즈의 효과뿐만 아니라, submicron 노광용 위상 변이 마스크의 식각된 옆벽에서의 산란효과를 정확하게 설명할 수 있었다. 산란효과를 줄이기 위해 변형된 마스크의 형태에 따른 특성을 살펴보았고, dual etch back에 의한 마스크 변형이 가장 좋은 공정 여유도를 제공함을 확인하였다.

  • PDF

에치스탑을 사용하지 않고 제작된 5, 10, $20\;{\mu}m$ 두께의 실리콘 박막과 구조물 (5, 10, $20\;{\mu}m$ Silicon Diaphgrams and Features Fabricated without Using An Etch Stop)

  • 권영신;조동일
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1996년도 하계학술대회 논문집 C
    • /
    • pp.1977-1979
    • /
    • 1996
  • Single-crystaIline silicon diaphgrams and features are fabricated without using an etch stop process. The process involves vertical dry etching, double-sided alignment, followed by wet-chemical etching from the back side. The abvantages of this process are that $5{\sim}50{\mu}m$ diaphgrams and features can be fabricated accurately and inexpensively. In addition, since no impurity-based process is introduced, highly uniform and homogenous properties can be achieved

  • PDF

Application of the Plasma Etching technique to Fabricating a Concave-type Pt Electrode Capacitor

  • Kim, Hyoun Woo;Hwang, Woon Suk
    • Corrosion Science and Technology
    • /
    • 제2권5호
    • /
    • pp.243-246
    • /
    • 2003
  • We have used a plasma etching method in order to develop a concave-type Pt electrode capacitor to overcome the limitation of conventional stack-type capacitor in a small critical-dimension (CD) pattern. We have deposited Pt layer on the concave-type structure made by patterning of $SiO_2$ and subsequently we separated the adjacent nodes by etch-back process with photoresist (PR) as a protecting layer.

실리콘 웨이퍼 습식 식각장치 설계 및 공정개발 (Design of Single-wafer Wet Etching Bath for Silicon Wafer Etching)

  • 김재환;이용일;홍상진
    • 반도체디스플레이기술학회지
    • /
    • 제19권2호
    • /
    • pp.77-81
    • /
    • 2020
  • Silicon wafer etching in micro electro mechanical systems (MEMS) fabrication is challenging to form 3-D structures. Well known Si-wet etch of silicon employs potassium hydroxide (KOH), tetramethylammonium hydroxide (TMAH) and sodium hydroxide (NaOH). However, the existing silicon wet etching process has a fatal disadvantage that etching of the back side of the wafer is hard to avoid. In this study, a wet etching bath for 150 mm wafers was designed to prevent back-side etching of silicon wafer, and we demonstrated the optimized process recipe to have anisotropic wet etching of silicon wafer without any damage on the backside. We also presented the design of wet bath for 300 mm wafer processing as a promising process development.

레이져를 이용한 도핑 특성과 선택적 도핑 에미터 실리콘 태양전지의 제작 (Effects of Laser Doping on Selective Emitter Si Solar Cells)

  • 박성은;박효민;남정규;양정엽;이동호;민병권;김경남;박세진;이해석;김동환;강윤묵;김동섭
    • Current Photovoltaic Research
    • /
    • 제4권2호
    • /
    • pp.54-58
    • /
    • 2016
  • Laser-doped selective emitter process requires dopant source deposition, spin-on-glass, and is able to form selective emitter through SiNx layer by laser irradiation on desired locations. However, after laser doping process, the remaining dopant layer needs to be washed out. Laser-induced melting of pre-deposited impurity doping is a precise selective doping method minimizing addition of process steps. In this study, we introduce a novel scheme for fabricating highly efficient selective emitter solar cell by laser doping. During this process, laser induced damage induces front contact destabilization due to the hindrance of silver nucleation even though laser doping has a potential of commercialization with simple process concept. When the laser induced damage is effectively removed using solution etch back process, the disadvantage of laser doping was effectively removed. The devices fabricated using laser doping scheme power conversion efficiency was significantly improved about 1% abs. after removal the laser damages.

다바이스 웨이퍼의 평탄화와 종점 전후의 평탄화 특성에 관한 연구 (A study on the global planarization characteristics in end point stage for device wafers)

  • 정해도;김호윤
    • 전자공학회논문지D
    • /
    • 제34D권12호
    • /
    • pp.76-82
    • /
    • 1997
  • Chemical mechanical polishing (CMP) has become widely accepted for the planarization of multi-interconnect structures in semiconductor manufacturing. However, perfect planarization is not so easily ahieved because it depends on the pattern sensitivity, the large number of controllable process parameters, and the absence of a reliable process model, etc. In this paper, we realized the planarization of deposited oxide layers followed by metal (W) polishing as a replacement for tungsten etch-back process for via formation. Atomic force microscope (AFM) is used for the evaluation of pattern topography during CMP. As a result, AFM evaluation is very attractive compared to conventional methods for the measurment of planarity. mOreover, it will contribute to analyze planarization characteristics and establish CMP model.

  • PDF

A Novel Body-tied Silicon-On-Insulator(SOI) n-channel Metal-Oxide-Semiconductor Field-Effect Transistor with Grounded Body Electrode

  • Kang, Won-Gu;Lyu, Jong-Son;Yoo, Hyung-Joun
    • ETRI Journal
    • /
    • 제17권4호
    • /
    • pp.1-12
    • /
    • 1996
  • A novel body-tied silicon-on-insulator(SOI) n-channel metal-oxide-semiconductor field-effect transistor with grounded body electrode named GBSOI nMOSFET has been developed by wafer bonding and etch-back technology. It has no floating body effect such as kink phenomena on the drain current curves, single-transistor latch and drain current overshoot inherent in a normal SOI device with floating body. We have characterized the interface trap density, kink phenomena on the drain current ($I_{DS}-V_{DS}$) curves, substrate resistance effect on the $I_{DS}-V_{DS}$ curves, subthreshold current characteristics and single transistor latch of these transistors. We have confirmed that the GBSOI structure is suitable for high-speed and low-voltage VLSI circuits.

  • PDF

2축 정전부양형 MEMS 자이로스코프의 향상된 제작 공정 개발 (Development of Improved Fabrication Methods for 2-axis Electrically Levitated MEMS Gyroscope)

  • 석세영;임근배
    • 센서학회지
    • /
    • 제24권4호
    • /
    • pp.274-279
    • /
    • 2015
  • This paper describes optimizing fabrication methods for 2-axis electrically levitated MEMS gyroscope. Electrostatically levitated gyroscope has very high potential of performance due to the fact that its proof mass is not mechanically bound to any other structures, but its complex structure and difficulty of fabrication holds back the research that only a few researches have been reported. In this work, fabrication method for glass-silicon-glass 3-floor structure for 2-axis electrically levitated MEMS gyroscope is presented, including simplified multi-level glass etch method utilizing photoresist attack, preventing metal diffusion by adding middle layer of metal electrode, overcoming Deep RIE limitation by separate fabrication of silicon structures and keeping the electrode safe from dicing debris.

통계적 실험계획법을 이용한 SOG 평탄화 공정의 최적화 (Optimization of Spin-On-Glass Planarization Process Using Statistical Design of Experiments)

  • 임채영;박세근
    • 한국진공학회지
    • /
    • 제1권1호
    • /
    • pp.198-205
    • /
    • 1992
  • 고집적 회로제작에 필수적인 평탄화 기술을 SOG를 이용하여 개발하였다. 1.5 micron double metal 기술의 공정변수들을 통계적 실험계획법을 적용하여 주요변수들을 찾 아내고 그들을 최적화하였다. 최적공적 조건은 SOG 도포 횟수는 2회, hot plate bake는 $300^{\circ}C$에서 충분히, 그리고 furnace curing은 $400^{\circ}C$ 이하에서 40분간 진행하는 것이었다.

  • PDF