• Title/Summary/Keyword: dsp

Search Result 2,568, Processing Time 0.031 seconds

The Constant Output Power Control of SSRT FB DC-DC Converter by an Improved Phase-shift Control (개선된 위상 천이 제어에 의한 소프트 스위칭 공진형 FB DC-DC 컨버터의 정출력 제어)

  • 신동률;조용길;김동완;우정인
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.14 no.5
    • /
    • pp.27-35
    • /
    • 2000
  • This paper deals with a control strategy for constant output power of SSRT(Soft Switching Resonant Type) FB(Full Bridge) DC-DC converter by an improved phase shift controller. When the FB DC-DC converter for the high density and the high effect control is operated in high speed switching, the switching loss and switching stress of the switching devices are increased. So, the soft switching method, which has the phase shift control with the digital I-PD controller, must be use in order to reduce its. And the output voltage that controlled by the digital I-PD controller tracks a reference without steady state error in variable input voltage. The validity of control strategy that proposed is verified from simulation results and experimental results by the DSP(TMS320C32).

  • PDF

A Study on the PI Controller of AC Servo Motor using Genetic Algorithm (유전자알고리즘을 이용한 교류서보전동기의 PI 제어기에 관한 연구)

  • Kim, Hwan;Park, Se-Seung;Choi, Youn-Ok;Cho, Geum-Bae;Kim, Pyoung-Ho
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.20 no.7
    • /
    • pp.81-91
    • /
    • 2006
  • Recently, G.A studies have studied and demonstrated that artificial intelligence like G.A networks, G.A PI controller. The design techniques of PI controller using G.A with the newly proposed teaming algorithm was presented, and the designed controller with AC servo motor system. The goal of this paper is to design the AC servo motor using genetic algorithm and to control drive robot. And in this paper, we propose a genetic algorithms approach to find an optimal or near optimal input variables for genetic algorithm PI controller. Our experimental results show that this approach increases overall classification accuracy rate significantly. Finally, we executed for the implementation of high performance speed control system. It is used a 16-bit DSP, IMS320LF2407, which is capable of the high speed and floating point calculation.

Novel Robust High Dynamic Range Image Watermarking Algorithm Against Tone Mapping

  • Bai, Yongqiang;Jiang, Gangyi;Jiang, Hao;Yu, Mei;Chen, Fen;Zhu, Zhongjie
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.12 no.9
    • /
    • pp.4389-4411
    • /
    • 2018
  • High dynamic range (HDR) images are becoming pervasive due to capturing or rendering of a wider range of luminance, but their special display equipment is difficult to be popularized because of high cost and technological problem. Thus, HDR images must be adapted to the conventional display devices by applying tone mapping (TM) operation, which puts forward higher requirements for intellectual property protection of HDR images. As the robustness presents regional diversity in the low dynamic range (LDR) watermarked image after TM, which is different from the traditional watermarking technologies, a concept of watermarking activity is defined and used to distinguish the essential distinction of watermarking between LDR image and HDR image in this paper. Then, a novel robust HDR image watermarking algorithm is proposed against TM operations. Firstly, based on the hybrid processing of redundant discrete wavelet transform and singular value decomposition, the watermark is embedded by modifying the structure information of the HDR image. Distinguished from LDR image watermarking, the high embedding strength can cause more obvious distortion in the high brightness regions of HDR image than the low brightness regions. Thus, a perceptual brightness mask with low complexity is designed to improve the imperceptibility further. Experimental results show that the proposed algorithm is robust to the existing TM operations, with taking into account the imperceptibility and embedded capacity, which is superior to the current state-of-art HDR image watermarking algorithms.

Design of a nonlinear ADC encoder to reduce the conversion errors in DBNS (DBNS 변환오차를 고려한 비선형 ADC 엔코더 설계)

  • Woo, Kyung-Haeng;Choi, Won-Ho;Kim, Jong-Soo;Choi, Jae-Ha
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.14 no.4
    • /
    • pp.249-254
    • /
    • 2013
  • A fast multiplier and ADC are essential to process the analog signals in real time. The double-base number system(DBNS) is known as an efficient method for this purpose. The DBNS uses the numbers 2 and 3 as the base numbers simultaneously. The system has an advantage of fast multiplication, less chip area, and low power consumption compared to the binary multiplier. However, the inherent errors of the log number's intrinsic tolerance in DBNS are accumulated in a FIR digital filter, so the signal-to-noise ratio(SNR) has a tendency to be degraded. In this paper, the nonlinear encoder of ADC is designed to compensate the accumulated errors of DBNS by analysing the error distributions of various filter coefficients. The new ADC does not sacrifice its own advantages because the encoder circuits are modified only. The experiments were done with an FIR filters those were designed to have -70dB of SNR in stop band. The proposed nonlinear ADC encoder could drop the SNR to -45dB in stop band, in contrast to -35dB with the linear encoder.

Implementation of Dual-Mode Channel Card for SDR-based Smart Antenna System (SDR기반 스마트 안테나 시스템을 위한 듀얼 모드 채널 카드 구현)

  • Kim, Jong-Eun;Choi, Seung-Won
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.33 no.12A
    • /
    • pp.1172-1176
    • /
    • 2008
  • In this paper, we describe the implementation and performance of a dual-mode Software Define Radio (SDR) smart antenna base station system. SDR technology enables a communication system to be reconfigured through software downloads to the flexible hardware platform that is implemented using programmable devices such as Digital Signal Processors (DSPs), Field Programmable Gate Arrays (FPGAs), and microprocessors. The presented base station channel card comprises the physical layer (pHY) including the baseband modem as well as the beamforming module. This channel card is designed to support TDD High-Speed Downlink Packet Access (HSDPA) as well as Wireless Broadband Portable Internet (WiBro) utilizing the SDR technology. We first describe the operations and functions required in WiBro and TDD HSDPA. Then, we explain the channel card design procedure and hardware implementation. Finally, we evaluate WiBro and TDD HSDPA performance by simulation and actual channel-card-based processing. Our smart antenna base-station dual-mode channel card shows flexibility and tremendous performance gains in terms of communication capacity and cell coverage.

Adaptive Beamforming Technique of Eigen-space Smart Antenna System (고유공간 스마트 안테나 시스템의 적응 빔형성 기술)

  • 김민수;이원철;최승원
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.13 no.10
    • /
    • pp.989-997
    • /
    • 2002
  • This paper presents a new technique that enhances the performance of the smart antenna system especially in signal environments of wide angular spread by adopting a weight vector obtained from two eigenvectors of theautocovariance matrix of the received data. While the conventional beamformingtechnique employs only one eigenvector corresponding to the largest eigenvalue, the proposed algorithm uses two eigenvectors corresponding to the largest and second largest eigenvalue in such a way that it can be robust enough to the signal environments of wide angular spread. An efficient adaptive procedure is shown to verify that the optimal weight vector consisting of the two eigenvectors is obtained with a reasonable complexity(3.5$N_2$+ 12N) and accuracy. it is also shown in this paper that the numerical results obtained from the proposed adaptive procedure well agree with those obtained from a commercial tool computing the eigen-function of MATLABTM.

A Study on The Development and Function Test of Digital Transformer Protection Relay Using The Induced Voltage (유기전압비를 이용한 디지털형 변압기 보호계전기 개발 및 성능시험에 관한 연구)

  • Jung, Sung-Kyo;Lee, Jae-Kyung;Kim, Han-Do;Choi, Dae-Gil;Kang, Yong-Chul;Kang, Sang-Hee
    • Proceedings of the KIEE Conference
    • /
    • 2001.11b
    • /
    • pp.216-218
    • /
    • 2001
  • The transformer role is very important in power system operation and control; also its price is very expensive. Therefore many kinds of the efforts for transformer protection have been executed. So for as, current differential relay(87) has been mainly used for transformer protection. But current differential relaying method has several troubles as followings. Differential current can be occurred by transformers inrush current between winding1 and winding2 of transformer when transformer is initially energized. Also harmonic restrained element used in current differential relaying method is one of the causes of relays mal-operation because recently harmonics in power system gradually increase by power switching devices(SVC, FACTS, DSC, etc). Therefore many kinds of effort have been executed to solve the trouble of current differential relay and one of them is method using ratio of increment of flux linkages(RIFL) of the primary and secondary windings. This paper introduces a novel protective relay for power transformers using RIFL of the primary and secondary windings. Novel protective relay successfully discriminates between transformer internal faults and normal operation conditions including inrush and this paper includes real time test results using RTDS(Real Time Digital Simulator) for novel protective relay. A novel protective relay was designed using the TMS320C32 digital signal processor and consisted of DSP module. A/D converter module, DI/DO module, MMI interface module and LCD display module and developed by Xelpower co., Ltd.

  • PDF

A Study on the Fabrication and Simulation Analysis of AF-SMES System considering Internal Fault Condition (내부고장을 고려한 AF-SMES 시스템의 시뮬레이션 해석 및 제작에 관한 연구)

  • Kim, A-Rong;Kim, Jae-Ho;Kim, Hae-Jong;Kim, Seok-Ho;Seong, Ki-Chul;Park, Min-Won;Yu, In-Keun
    • Proceedings of the KIEE Conference
    • /
    • 2006.07b
    • /
    • pp.1203-1204
    • /
    • 2006
  • Recently, utility network is getting more and more complicated and huge. In addition to, demands of power conversion devices which have non-linear switching devices are getting more and more increased. Consequently, according to the non-linear power semiconductor devices, current harmonics are unavoidable. Those current harmonics flow back to utility network and become one of the reasons which make the voltage distortion. On the other hands, voltage sag from sudden increasing loads is also one of the terrible problems inside of utility network. In order to compensate the current harmonics and voltage sag problem, AF(Active Filter) systems could be a good solution method and SMES(Superconducting Magnetic Energy Storage) system is a very good promising source due to the high response time of charge and discharge. Therefore, the combined system of AF and SMES is a wonderful device to compensate both harmonics current and voltage sag. However, unfortunately SMES needs a superconducting magnetic coil. Because of the introduction of superconducting magnetic coil, quench problem caused by unexpected reasons is always existed. In case of discharge operation, quench is a significantly harmful factor according as it decreases the energy capacity of SMES. Therefore, this paper presents a decision method of the specification of the AF-SMES system considering internal fault condition. Especially, authors analyzed the change of the original energy capacity of SMES regarding to the size of resistance caused by quench of superconducting magnetic coil. Finally, based on this simulation, authors manufactured actual Active Filter System using DSP.

  • PDF

A New Flash A/D Converter Adopting Double Base Number System (2개의 밑수를 이용한 Flash A/D 변환기)

  • Kim, Jong-Soo;Kim, Man-Ho;Jang, Eun-Hwa
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.9 no.1
    • /
    • pp.54-61
    • /
    • 2008
  • This paper presents a new TIQ based CMOS flash 6-bit ADC to process digital signal in real time. In order to improve the conversion speed of ADC by designing new logic or layout of ADC circuits, a new design method is proposed in encoding logic circuits. The proposed encoding circuits convert analog input into digitally encoded double base number system(DBNS), which uses two bases unlike the normal binary representation scheme. The DBNS adopts binary and ternary radix to enhance digital arithmetic processing capability. In the DBNS, the addition and multiplication can be processed with just shift operations only. Finding near canonical representation is the most important work in general DBNS. But the main disadvantage of DBNS representation in ADC is the fan-in problem. Thus, an equal distribution algorithm is developed to solve the fan-in problem after assignment the prime numbers first. The conversion speed of simulation result was 1.6 GSPS, at 1.8V power with the Magna $0.18{\mu}m$ CMOS process, and the maximum power consumption was 38.71mW.

  • PDF

Linkage between Digital Down Converter System and Spectrum Sensing Method (Digital Down Converter 시스템과 스펙트럼 센싱 기법 연동 방안)

  • Hong, Moo-Hyun;Moon, Ki-Tak;Kim, Ju-Seok;Kim, Kyung-Seok
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.10 no.3
    • /
    • pp.43-50
    • /
    • 2010
  • DDC(Digital Down Converter) is a conversion technology to decimate to a lower sampling rate and DDC for the future development of communications technology has the necessary skills. So, it has been recognized in the wireless and the SDR(Software Defined Radio) system as essential components. In addition, research is underway on spectrum sensing for efficient communications environment due to the shortage of frequency resources. In this paper, the DDC systems were analyzed for CIC(Cascaded Integrator Comb) Filter, WDF(Wave Digital Filter), SRC(Sample Rate Conversion) each module. Moreover, we proposed a linkage effectively between DDC system and Spectrum Sensing for improve the efficiency of use of frequency by computer simulations. The simulation results of the DDC system was applied to the spectrum sensing capabilities. Also, performance and complexity of the results were derived and proposed system was the result of the check.