• Journal of information and communication convergence engineering
• /
• v.8 no.4
• /
• pp.421-426
• /
• 2010

This paper presents a method of design the counter using sequential system based on synchronous techniques. For the design the counter, first of all, we derive switching algebras and their operations. Also, we obtain the next-state functions, flip-flop excitations and their input functions from the flip-flop. Then, we propose the algorithm which is a method of implementation of the synchronous sequential digital logic circuits. Finally, we apply proposed the sequential logic based on synchronous techniques to counter.

• Transactions of The Korea Fluid Power Systems Society
• /
• v.6 no.3
• /
• pp.23-31
• /
• 2009

Counter shaft transmission is a popular automatic transmission power train in construction vehicles such as wheel loader and forklift. The gear train layout of counter shaft transmission is a very basic and important development stage because it affects the most of components design including hydraulic system and shift control algorithm, etc. This paper presents a design methodology for the gear train layout from the analysis of power flow path and clutch hook-up of the existing counter shaft transmission that is adopted in commercialized construction vehicles. Also, independent constraints for the meshed gear ratios are derived in order to realize forward 4-speed and reverse 3-speed gear ratio. The layout design principle proposed here was applied to the new original counter shaft transmission that is underdevelopment.

• Journal of Institute of Convergence Technology
• /
• v.5 no.1
• /
• pp.37-40
• /
• 2015

Numerical analyses on the aerodynamic characteristics of a counter rotating axial flow fan is carried out using the frequency domain panel method. Front rotor and rear rotor blades of a counter rotating axial fan are designed by using the simplified meridional flow analysis method with the radial equilibrium equation and the free vortex design condition, according to design requirements. Performance characteristics of a counter rotating axial flow fan are estimated for the variation of design parameters such as the hub to tip ratio, the taper ratio and the solidity. Pressure losses were higher at leading edge and hub region of rotor blades. Characteristic curve of the counter rotating fan was overpredicted without consideration of viscous effect.

• 제어로봇시스템학회:학술대회논문집
• /
• 1997.10a
• /
• pp.1293-1296
• /
• 1997

We investigate a design methodology for master arm which is employed in remote-site control. Though counter-balancing has been employed for the purpose of lessening the actuator loads, it results in the increase of dynamic load at the task position. Therefore, there exist a trade-off between counter-balacing and dynamic performance. The concept of a composite index is introduced to simulataneously consider those two effects in the design of master arms. Several alternative designs of master arms are suggested.

• IEMEK Journal of Embedded Systems and Applications
• /
• v.11 no.4
• /
• pp.201-208
• /
• 2016

Non-volatile counter is a counter that maintains the value without external power supply. It has been used for the applications related to warranty issues to count and record certain events such as power cycles, operating time, hard resets, and timeouts. It has been conventionally implemented with volatile memory-based counter and battery backup or non-volatile memory such as EEPROM. Both of them have a lifetime issue due to the limited lifetime of the battery and the endurance of the non-volatile memory cells, which incurs significant redundancy in design. In this paper, we introduce a hybrid architecture of volatile (SRAM) and non-volatile memory (EEPROM) cells to achieve required lifetime of the non-volatile counter with smaller cost. We conduct a design space exploration of the proposed hybrid architecture with the parameters of various kinds of non-volatile memories. The analysis result shows that the proposed hybrid non-volatile counter can extend the lifetime up to 6 times compared to the battery-backup volatile memory-based implementation.

• Proceedings of the Korean Institute of Interior Design Conference
• /
• 2007.11a
• /
• pp.191-192
• /
• 2007

This design plan aims at the designing of the pharmacy counter as the space in which the two inter-related elements of the pharmacy, for example, the pharmacist and the customers, selling medicines and transmitting health informations, etc. keep in contact with each other. To create an ambience of intercommunication for health care and relaxation, it must be set up the basic concepts like Functionality, Flexibility, Transparence and Material-Change. As the design solutions : - first of all the long counter must be divided into the independent places with character and function. - in accordance with the basic concepts functionality and flexibility each small counter must represent a one's own form language that is determined according to a given function and also open and flexible to the change of the situation. - the various kinds of display module are introduced to bring out the functionality and the aestheticity simultaneously. - to make a contrasting image to each other various materials are arranged on and around the counters.

• The KSFM Journal of Fluid Machinery
• /
• v.17 no.1
• /
• pp.47-53
• /
• 2014

This paper aims to present the design and performance evaluation of a counter-rotating tidal turbine using CFD and to compare its performance with single rotor. The device scale is 10kW and the rotating part consists of two rotors which rotate in opposite direction. Compared with conventional single rotor, the counter-rotating system shows higher power efficiency at high stream velocity but lower efficiency at low stream velocity. The added counter-rotated rotor together helps improve the energy absorption capacity but has influence on the upstream rotor that reduces its performance. In terms of power capture, the designed counter-rotating tidal turbine is more advantageous in high speed tidal condition.

• Proceedings of the Korea Institute of Applied Superconductivity and Cryogenics Conference
• /
• 2003.10a
• /
• pp.127-130
• /
• 2003

An RSFQ (Rapid Single Flux Quantum) counter can be used as a frequency divider that was an essential part of a programmable voltage standard chip. The voltage standard chip is composed of two circuit parts, a counter and an antenna Analog signal of tens to hundreds ㎓ may be applied to a finline antenna part. This analog signal can be converted to the stream of SFQ voltage pulses by a DC/SFQ circuit. The number of voltage pulses can be reduced by 2n times when they pass through a counter that is composed of n T Flip-Flops (Toggle Flip-Flop). Such a counter can be used not only as a frequency divider, but also to build a programmable voltage standard chip. So, its application range can be telecommunication, high speed RAM, microprocessor, etc. In this work, we have used Xic, WRspice, and L-meter to design an RSFQ counter. After circuit optimization, we could obtain the bias current margins of the T Flip-Flop circuit to be above 31％ Our RSFQ counter circuit designs were based on the 1 ㎄/$\textrm{cm}^2$ niobium trilayer technology.

• Proceedings of the Acoustical Society of Korea Conference
• /
• 1998.06c
• /
• pp.339-342
• /
• 1998

The various services that a broadband integrated services digital network (B-ISDN) carries, have a wide range of delay, delay jitter and cell loss probability requirements. Design of appropriate control schemes for B-ISDN is an extremely important and challenging problem. In this paper, we proposes a priority control scheme with a delay counter and a cell counter per each class type. The priority control for required service quality is performed with delay/loss factor obstained by comparing window counter with cell counter. The performance of proposed control scheme is estimated by computer simulation.

• 제어로봇시스템학회:학술대회논문집
• /
• 2000.10a
• /
• pp.275-275
• /
• 2000

This paper designs a digital correlator for the integrated GPS/GLONASS receiver consisting of DCO, carrier cycle counter, code generator, code phase counter, mixer, epoch counter, accumulator. It is designed using Verilog-HDL(Verilog-Hardware Description Language) and synthesized using EDA(Electronic Design Automation) tools. The performance of the designed digital correlator is verified by the functional simulation and real satellite tracking experiments.