

# A Study on Counter Design using Sequential Systems based on Synchronous Techniques

Chun-Myoung Park, *Member, KIMICS*

**Abstract**— This paper presents a method of design the counter using sequential system based on synchronous techniques. For the design the counter, first of all, we derive switching algebras and their operations. Also, we obtain the next-state functions, flip-flop excitations and their input functions from the flip-flop. Then, we propose the algorithm which is a method of implementation of the synchronous sequential digital logic circuits. Finally, we apply proposed the sequential logic based on synchronous techniques to counter.

**Index Terms**— *sequential logic systems, synchronous techniques, switching algebra, next-state function, flip-flop excitation, counter design.*

## I . INTRODUCTION

The digital logic system(DLS) is classified into combinational digital logic systems(DCLS) and sequential digital logic systems(SDLS). In specially, the research of the sequential digital circuits was researched by many schaloar[1-7]. Thurman A. Irving etc.[8] realize the flip-flop using the cycle operator and the variable operator, and Anthony S. Wojcik etc.[9] realize the asynchronous module using by the basic binary circuit design techniques. Also, L.P. Maguire[10] introduce the flip-flop that is constructed with fuzzy and higher valued concepts. and R.Drechsler etc.[11] introduce the fault simulation for the sequential networks.

In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present input but also on the history of the input. This is in contrast to combinational logic, whose output is a function of, and only of, the present input. In other words, sequential logic has storage (memory) while combinational logic does not. Sequential logic is therefore used to construct some types of computer memory, other types of delay and storage elements, and finite state machines. Most practical computer circuits are a mixture of combinational and sequential logic. There are two types of finite state machine that can be built from sequential logic circuits: Moore machine: the output

depends only on the internal state. Mealy machine: the output depends not only on the internal state, but also on the inputs. Nearly all sequential logic today is 'clocked' or 'synchronous logic' logic: there is a 'clock' signal, and all internal memory (the 'internal state') changes only on a clock edge. The basic storage element in sequential logic is the flip-flop. The main advantage of synchronous logic is its simplicity. Every operation in the circuit must be completed inside a fixed interval of time between two clock pulses, called a 'clock cycle'. As long as this condition is met (ignoring certain other details), the circuit is guaranteed to be reliable. Synchronous logic also has two main disadvantages, as follows. 1<sup>st</sup>, The clock signal must be distributed to every flip-flop in the circuit. As the clock is usually a high-frequency signal, this distribution consumes a relatively large amount of power and dissipates much heat. Even the flip-flops that are doing nothing consume a small amount of power, thereby generating waste heat in the chip. 2<sup>nd</sup>, The maximum possible clock rate is determined by the slowest logic path in the circuit, otherwise known as the critical path. This means that every logical calculation, from the simplest to the most complex, must complete in one clock cycle. One way around this limitation is to split complex operations into several simple operations, a technique known as 'pipelining'.

This technique is prominent within microprocessor design, and helps to improve the clock rate of modern processors. In digital electronics, a clocked sequential system is a system whose output depends only on the current state, whose state changes only when a global clock signal changes, and whose next-state depends only on the current state and the inputs. Nearly all digital electronic devices (microprocessors, digital clocks, mobile phones, cordless telephones, electronic calculators, etc.) are designed as clocked sequential systems. Notable exceptions include digital asynchronous logic systems. In particular, nearly all computers are designed as clocked sequential systems. Notable exceptions include analog computers and clockless CPUs. Typically each bit of the "state" is contained in its own flip-flop.

Combinational logic decodes the state into the output signals. More combinational logic encodes the current state and the inputs into the next-state signals. The next-state signals are latched into the flip-flops under the control of the global clock signal (a wire connected to every flip-flop). A clocked sequential system is a kind of Moore machine.

Manuscript received July 1, 2010; accepted July 1, 2010.

Chun-Myoung Park is with the Department of Computer Engineering, Chungju National University, Chungju, 380-702, Korea (Email: cmpark@cjnu.ac.kr)

In this paper, we presented the design method using sequential logic based on synchronous techniques.

## II. SWITCHING ALGEBRA

The sequential digital logic switching algebra and its operation that are used in this paper is as following.

For the higher valued(H) logic, we define the AND, OR and Literal operator.

$$\text{AND} : \alpha \bullet \beta = \min(\alpha, \beta)$$

$$\text{OR} : \alpha + \beta = \max(\alpha, \beta)$$

$$\text{Literal} : X^{[\alpha+\beta]} = \begin{cases} H-1 & \text{iff } \alpha \leq X \leq \beta \\ 0 & \text{iff otherwise} \end{cases}$$

In special case of  $\alpha=\beta$ , we define Literal operator is  $X^{[\alpha]}$  or  $X^{[\beta]}$ .

$$\text{Complement} : [\alpha]^c = (H-1) - \alpha$$

$$\text{Cycle} : \alpha \rightarrow \beta = \alpha \text{ plus } \beta \pmod{H}$$

$$\text{where, } \alpha, \beta \in \{0, 1, 2, \dots, H-1\}$$

## III. FLIP-FLOP

The basic electronic device of the sequential digital logic circuits is the flip-flop which is like as the basic gates in combinational circuits.

That is to say, the flip-flop operates like memory or delay devices. Therefore, in order to design the sequential digital logic circuits, first we construct the flip-flop. The H-state flip-flop which is used in this paper is represented following figure 1.




Fig. 1. H-state flip-flop

The other hand, the sequential circuit operates with the present time input as well as the previous time output.

So, we must derivate the equation which represents the relationship between the present time input and the previous time output simultaneously.

This is named by the next-state transition function and denoted following equation (1).

$$Q(t+1) = X_1^{[H-1]} \bullet X_2 + [X_1^{[H-1]}]^c \bullet Q(t) \quad (1)$$

Also, we obtain the next-state transition table which is represented the characteristics of the sequential logic systems using by switching algebras and figure 1.

This next-state transition table is represented following in table 1. And we obtain the higher valued logic sequential circuit excitation table based on the table 1. It is represented in table 2.

TABLE 1.  
THE NEXT-STATE TABLE

$X_1$	0 0 ..... 0	1 1 ..... 1
$X_2$	0 1 ..... H-1	0 1 ..... H-1
0	0 0 ..... 0	0 0 ..... 0
1	1 1 ..... 1	1 1 ..... 1
⋮	⋮	⋮
H-1	H-1 H-1 ..... H-1	H-1 H-1 ..... H-1

continued

$X_1$	2 2 ..... 2	3 3 ..... 3
$X_2$	0 1 ..... H-1	0 1 ..... H-1
0	0 0 ..... 0	0 0 ..... 0
1	1 1 ..... 1	1 1 ..... 1
⋮	⋮	⋮
H-1	H-1 H-1 ..... H-1	H-1 H-1 ..... H-1

continued

$X_1$	.....	H-1 H-1 ..... H-1
$X_2$	.....	0 1 ..... H-1
0	0 0 ..... 0	0 0 ..... 0
1	1 1 ..... 1	1 1 ..... 1
⋮	⋮	⋮
H-1	H-1 H-1 ..... H-1	0 1 ..... H-1

TABLE 2.  
THE EXCITATION TABLE.

$Q(t)$	0	1	1	.....	1
$Q(t+1)$	0	1	2	.....	$N-1$
$X_1$	$d N-1$	$N-1$	$N-1$	.....	$N-1$
$X_2$	$d^* 0$	1	2	.....	$N-1$

continued

$Q(t)$	1	1	1	1	.....	1
$Q(t+1)$	0	1	2	3	.....	$H-1$
$X_1$	$H-1$	$d H-1$	$H-1$	$H-1$	.....	$H-1$
$X_2$	0	$d^* 1$	2	3	.....	$H-1$

continued

$Q(t)$	.....	$H-1$	$H-1$	$H-1$	.....	$H-1$
$Q(t+1)$	.....	0	1	2	.....	$H-1$
$X_1$	.....	$H-1$	$H-1$	$H-1$	.....	$d H-1$
$X_2$	.....	0	1	2	.....	$d^* H-1$

where,  $d=0, 1, 2, \dots, H-2$   $d^*=0, 1, 2, \dots, H-1$

Therefore, we can represent the equation (2) with equation (1) using by the next-state table 1 and the excitation table 2 of the higher valued logic sequential circuits.

$$Q(t+1)=I_C^{<N-1>} \cdot X_2 + [I_C^{<N-1>}]^c Q(t) \quad (2)$$

#### IV. ALGORITHM OF SEQUENTIAL LOGIC SYSTEMS BASED ON SYNCHRONOUS TECHNIQUES

In sequential digital logic circuit, we must select the appropriate flip-flop, and implement the synchronous sequential digital circuit with the combinational digital logic circuit gates which is satisfied with expressed contents at the same time. The procedure is as following

First, we describe the verbal description of the synchronous sequential digital circuits, next, we obtain the next-state table based on the next-state of the H-state flip-flop. Also, we obtain the flip-flop excitation table based on the next-state transition table in 2<sup>nd</sup>, and we obtain the each step's input function after applied to switching algebras. Next, we obtain the next-state function based on the input function in 3<sup>rd</sup>. Finally, we

realize the synchronous sequential digital circuits with H-state flip-flop and the basic gates in combinational digital circuits.

The following figure 2 present the algorithm for the implement the higher valued logic sequential logic circuit based on synchronous techniques.




Fig. 2. The algorithm of the implement the higher valued logic synchronous digital circuit.

#### V. COUNTER DESIGN ALGORITHM

In according to the algorithm in III, the counter construction procedure is as following, First, we construct the  $H^m$  counter, where,  $H$  means the higher valued logic and  $m$  means the flip-flop stage number. Next, we obtain the next-state table of the higher valued logic flip-flop. Finally, we obtain the excitation table from the next-state table in step 2, we obtain the input function for each stage.

The following figure 3 present the algorithm for the counter design.




Fig. 3. The algorithm of counter design.

Input equation for the  $Q_1(t)$  :

$$X_{11}=H-1=I_C$$

$$X_{12}=Q_1 \rightarrow^{-1}(t)$$

Input equation for the  $Q_2(t)$  :

$$X_{21}=Q_1(t)$$

$$X_{22}=Q_2 \rightarrow^{-1}(t)$$

Input equation for the  $Q_3(t)$  :

$$X_{31}=(Q_1Q_2)(t)^{[H-1]}$$

$$X_{32}=Q_3 \rightarrow^{-1}(t)$$

Input equation for the  $Q_4(t)$  :

$$X_{41}=(Q_1Q_2Q_3)(t)^{[H-1]}$$

$$X_{42}=Q_4 \rightarrow^{-1}(t)$$

Input equation for the  $Q_m(t)$  :

$$X_{m1}=(Q_1Q_2Q_3 \dots Q_{m-1})(t)^{[H-1]}$$

$$X_{m2}=Q_{m-1} \rightarrow^{-1}(t) \quad (3)$$


where, in  $X_{ij}$ , i is in  $Q_i$ , j is the 1 and 2 for input  $X_1$  and  $X_2$ .

we obtain the next-state equation based on the input equation in step 3.

$$\begin{aligned}
 Q_1(t+1) &= X_{11}^{[H-1]} \cdot X_{12} + [X_{11}^{[H-1]}]^C \cdot Q_1(t) \\
 &= I_C^{[H-1]} \cdot Q_1 \rightarrow^{-1}(t) + [I_C^{[H-1]}]^C \cdot Q_1(t) \\
 Q_2(t+1) &= X_{21}^{[H-1]} \cdot X_{22} + [X_{21}^{[H-1]}]^C \cdot Q_2(t) \\
 &= Q_1(t)^{[H-1]} \cdot Q_2 \rightarrow^{-1}(t) + [Q_1(t)^{[H-1]}]^C \cdot Q_2(t) \\
 Q_3(t+1) &= X_{31}^{[H-1]} \cdot X_{32} + [X_{31}^{[H-1]}]^C \cdot Q_3(t) \\
 &= (Q_1Q_2)(t)^{[H-1]} \cdot Q_3 \rightarrow^{-1}(t) + [(Q_1Q_2)(t)^{[H-1]}]^C \cdot Q_3(t) \\
 Q_4(t+1) &= X_{41}^{[H-1]} \cdot X_{42} + [X_{41}^{[H-1]}]^C \cdot Q_4(t) \\
 &= (Q_1Q_2Q_3)(t)^{[H-1]} \cdot Q_4 \rightarrow^{-1}(t) + [(Q_1Q_2Q_3)(t)^{[H-1]}]^C \cdot Q_4(t) \\
 &\vdots \\
 &\vdots \\
 &\vdots \\
 Q_m(t+1) &= X_{m1}^{[H-1]} \cdot X_{m2} + [X_{m1}^{[H-1]}]^C \cdot Q_m(t) \\
 &= (Q_1Q_2Q_3 \dots Q_{m-1})(t)^{[H-1]} \cdot Q_m \rightarrow^{-1}(t) \\
 &\quad + [(Q_1Q_2Q_3 \dots Q_{m-1})(t)^{[H-1]}]^C \cdot Q_m(t) \quad (4)
 \end{aligned}$$

The equation (3) and (4) represent the each general input and next-state equation.

The general logic design of the  $N^m$  counter depicts in figure 4.

Fig. 4. The general logic design of the  $N^m$  counter.

## VI. APPLICATIONS

In this section, we construct  $3^3$  counter in according to the algorithm of constructing the  $N^m$  counter.

[Step 1] In this example,  $H=3$  and  $m=3$

[Step 2] The next-state table for the flip-flop is depicted in table 3.

TABLE 3.  
THE NEXT-STATE TABLE

X <sub>1</sub>	0 0 0 1 1 1 2 2 2
X <sub>2</sub>	0 1 2 0 1 2 0 1 2
Q(t)	0 0 0 0 0 0 0 1 2
	1 1 1 1 1 1 0 1 2
	2 2 2 2 2 2 0 1 2
Q(t+1)	

[Step 3] We obtain the excitation table 4 from the table 3. And the input equations are as following.

Input equation for Q<sub>1</sub>(t) :

$$\begin{aligned} X_{11} &= 2 \\ X_{12} &= Q_1 \rightarrow^2(t) \end{aligned} \quad (5)$$

Input equation for Q<sub>2</sub>(t) :

$$\begin{aligned} X_{21} &= Q_1^{[2]}(t) \\ X_{22} &= Q_2 \rightarrow^1(t) \end{aligned} \quad (6)$$

Input equation for Q<sub>3</sub>(t) :

$$\begin{aligned} X_{31} &= Q_2^{[2]}(t) \cdot Q_1^2 \\ X_{32} &= Q_3 \rightarrow^1(t) \end{aligned} \quad (7)$$

[Step 4]: we obtain the state equation.

$$Q_1(t+1) = X_{11}^{[2]} \cdot Q_1 \rightarrow^2(t) + [X_{11}^{[2]}]^C \cdot Q_1 \rightarrow^2(t) \quad (8)$$

$$Q_2(t+1) = ({}^1 Q_1)^{[2]}(t) \cdot Q_2(t) + [({}^1 Q_1)^{[2]}]^C(t) \cdot Q_2(t) \quad (9)$$

$$\begin{aligned} Q_3(t+1) &= (Q_2^{[2]} \cdot Q_1^2)^{[2]}(t) \cdot Q_3(t) \\ &\quad + [(Q_2^{[2]} \cdot Q_1^2)^{[2]}]^C(t) \cdot Q_3(t) \end{aligned} \quad (10)$$

[Step 5] The logic design of  $3^3$  counter is depicted in figure 5.

## VII. CONCLUSION

In this paper, we propose the counter design method using sequential systems based on the synchronous techniques.

First of all, we construct the higher valued logic flip-flop based on higher value sequential switching algebra and its switching functions.

Also, we derivate the next-state transition function using by the higher value sequential switching algebra, and obtain the next-state transition table and the excitation table which represent a characteristics of the sequential circuits. Then, we propose the algorithm of constructing the synchronous sequential circuits. And we derivate the algorithm of the  $H^m$  counter construction that is the proposed algorithm application. In the future research, we need the any other application in addition to the counter.

TABLE 4.  
THE EXCITATION TABLE

Q <sub>3</sub> (t)Q <sub>2</sub> (t)Q <sub>1</sub> (t)	Next-state			Q <sub>1</sub> (t) X <sub>1</sub> X <sub>2</sub>	Q <sub>2</sub> (t) X <sub>1</sub> X <sub>2</sub>	Q <sub>3</sub> (t) X <sub>1</sub> X <sub>2</sub>
	Q <sub>3</sub> (t+1)	Q <sub>2</sub> (t+1)	Q <sub>1</sub> (t+1)			
0 0 0	0	0	2	2 2	d d*	d d*
0 0 1	0	1	0	2 0	2 1	d d*
0 0 2	0	1	1	2 1	2 1	d d*
0 1 0	0	1	2	2 2	d d*	d d*
0 1 1	0	2	0	2 0	2 2	d d*
0 1 2	0	2	1	2 1	2 2	d d*
0 2 0	0	2	2	2 2	d d*	d d*
0 2 1	1	0	0	2 0	2 0	2 1
0 2 2	1	0	1	2 1	2 0	2 1
1 0 0	1	0	2	2 2	d d*	d d*
1 0 1	1	1	0	2 0	2 1	d d*
1 0 2	1	1	1	2 1	2 1	d d*
1 1 0	1	1	2	2 2	d d*	d d*
1 1 1	1	2	0	2 0	2 2	d d*
1 1 2	1	2	1	2 1	2 2	d d*
1 2 0	1	2	2	2 2	d d*	d d*
1 2 1	2	0	0	2 0	2 0	2 2
1 2 2	2	0	1	2 1	2 0	2 2
2 0 0	2	0	2	2 2	d d*	d d*
2 0 1	2	1	0	2 0	2 1	d d*
2 0 2	2	1	1	2 1	2 1	d d*
2 1 0	2	1	2	2 2	d d*	d d*
2 1 1	2	2	0	2 0	2 2	d d*
2 1 2	2	2	1	2 1	2 2	d d*
2 2 0	2	2	2	2 2	d d*	d d*
2 2 1	0	0	0	2 0	2 0	2 0
2 2 2	0	0	1	2 1	2 0	2 0

where,  $d=0, 1$        $d^*=0, 1, 2$




Fig. 5. The logic circuit realization of the counter  $3^3$ .



**Chun-Myoung Park** received the B.S, M.S and Ph.D. degree from electronic engineering, Inha University, Incheon, Korea, in 1983, 1986 and 1994 respectively. He joined the faculty at Chungju National University at 1995, where he is currently a professor in the Dept. of computer engineering. From 2002 to 2003, he was a visiting scholar at UCI in USA. His research interests include the next generation digital logic systems & computer architecture, embedded computer systems, ubiquitous computing systems, e(U)-Learning , IT application etc.

## REFERENCES

- [1] S.Mitra, N.R.Saxena, and E.J.McCluskey,"Efficient Design diversity Estimation for Combinational Circuits," IEEE Trans. on Computers, pp.1483-1492, Vol.53, No.11, Nov. 2004.
- [2] D.Lee,A.A. Gaffar, O.Mencer, and W.Luk,"Optimization Hardware Function Evaluation," IEEE Trans. Comput., vol.54, No.12, pp.1520-1531, Dec., 2005.
- [3] D.Lee, A.Abdulla Gaffar, O.Mencer, and W.Luk,"Optimizing hardware function evaluation," IEEE Trans. Comput. pp.1520-1531, vol.54, Dec. 2005.
- [4] R. Sastry and Ranganathan,"A VLSI Architecture for Approximate Tree Matching," IEEE Trans. Comput., vol.47, no.3, pp.346-352, Mar. 1988.
- [5] K.J.Lin, C.W.Kuo and C.S.Lin,"Synthesis of hazard-free asynchronous circuits based on characteristic Graph," IEEE Trans. Comput., vol.46, no.11, pp.1246-1263, Nov. 1987.
- [6] I. Pomeranz and S.M.reddy,"Test Generation for multiple State-Table Faults in Finite-State Machines,"IEEE Trans. Comput., vol.45, no.7, pp.783-794, Jul. 1987.
- [7] David Green, *Modern Logic Design*, Addison-Wesley Publishing Company, 1986.
- [8] Thurman A. Irving, Sajjan G.Shiva and H. Troy Nagle,"Flip-Flops for Multiple-Valued logic," IEEE Trans Compt., vol.c-25, pp.237-246, Mar.1976.
- [9] Anthony S. Wojciechowski and Kwang-Ya Fang, "On the design of three-valued asynchronous modules," IEEE Trans. Compt., vol. C-29, pp.889-898, Oct.1980.
- [10] L.P. Maguire, T.M.McGinnity and L.J. McDaid,"From a Fuzzy Flip-Flop to a MVL Flip-Flop," The 29th IEEE ISMVL, Freiburg im Breisgau, Germany, pp.294-299, 20-22 May, 1999.
- [11] R. Drechsler, M. Keim and B. Becker,"Fault Simulation in Sequential Multi-valued Logic networks," The 27th IEEE ismvl , NOVA SCOTIA, CANADA, .pp.145-150, 28-30 May, 1997.