• Title/Summary/Keyword: a-Si TFT

Search Result 530, Processing Time 0.028 seconds

A Study on the Reason of the Changes of MILC Poly-Si TFT's Characteristics by Electrical Stress (전기적 스트레스에 의한 MILC poly-Si TFT 특성변화 원인에 관한 연구)

  • Kim, Gi-Bum;Kim, Tae-Kyung;Lee, Byung-Il;Joo, Seung-Ki
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.37 no.12
    • /
    • pp.29-34
    • /
    • 2000
  • The effects of electrical stress on MILC(Metal Induced Lateral Crystallization) poly-Si TFT were studied. After the electrical stress was applied on the TFT’s which were fabricated by MILC process, off-state(VG<0V) current was reduced by $10^2{\sim}10^4$ times. However, when the device on which electrical stress was applied was annealed in furnace, the off-state current increased as annealing temperature increased. From the dependence of off-state current on the post-annealing temperature, activation energy of the trap states in MILC poly-Si thin films was calculated to be 0.34eV.

  • PDF

The Effects of Hydrogenation in n-channel Poly-si TFT with LDD Structure (LDD구조를 갖는 n-채널 다결정 실리론 TFT소자에서 수소처리의 영향)

  • 장원수;조상운;정연식;이용재
    • Proceedings of the IEEK Conference
    • /
    • 2003.07b
    • /
    • pp.1105-1108
    • /
    • 2003
  • In this paper, we have fabricated the hydrogenated n-channel polysilicon thin film transistor (TFT) with LDD structure and have analyzed the hot carrier degradation characteristics by electrical stress. We have compared the threshold voltage (Vth), sub-threshold slope (S), and trans-conductance (Gm) for devices with LDD (Lightly Doped Drain) structure and non-LDD at same active sizes. We have analyzed the hot carrier effects by the hydrogenation in devices. As a analyzed results, the threshold voltage, sub-threshold slope for n-channel poly-si TFT were increased, trans-conductance was decreased. The effects of hydrogenation in n-channel poly-si TFT with LDD structure were shown the lower variations of characteristics than devices of the non-LDD structure with nomal process.

  • PDF

A Novel Reactive Sputtered Passivation for Large Size TFT-LCD

  • Kim, Hong-Sik;Lim, Joo-Soo;Hong, Hyun-Seok;Kwack, Hee-Yong;Ahn, Sung-Hoon;Yu, Sang-Jeon;Shin, Jong-Keun
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2009.10a
    • /
    • pp.594-596
    • /
    • 2009
  • Amorphous silicon nitride (a-SiNx) passivation film as a passivation layer of TFT-LCDs was deposited by AC-reactive sputtering at low temperature. As a result, the electrical characteristics and reliability of TFT with novel passivation showed the same level as the conventional TFT. Finally, we have developed 47"Full HD IPS TFT-LCDs with sputtered amorphous silicon nitride. It is suitable for low temperature based applications such as OTFT and Flexible display.

  • PDF

Improved Degradation Characteristics in n-TFT of Novel Structure using Hydrogenated Poly-Silicon under Low Temperature (낮은 온도 하에서 수소처리 시킨 다결정 실리콘을 사용한 새로운 구조의 n-TFT에서 개선된 열화특성)

  • Song, Jae-Ryul;Lee, Jong-Hyung;Han, Dae-Hyun;Lee, Yong-Jae
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2008.05a
    • /
    • pp.105-110
    • /
    • 2008
  • We have proposed a new structure of poly-silicon thin film transistor(TFT) which was fabricated the LDD region using doping oxide with graded spacer by etching shape retio. The devices of n-channel poly-si TFT's hydrogenated by $H_2$ and $HT_2$/plasma processes are fabricated for the devices reliability. We have biased the devices under the gate voltage stress conditions of maximum leakage current. The parametric characteristics caused by gate voltage stress conditions in hydrogenated devices are investigated by measuring /analyzing the drain current, leakage current, threshold voltage($V_{th}$), sub-threshold slope(S) and transconductance($G_m$) values. As a analyzed results of characteristics parameters, the degradation characteristics in hydrogenated n-channel polysilicon TFT's are mainly caused by the enhancement of dangling bonds at the poly-Si/$SiO_2$ interface and the poly-Si Brain boundary due to dissolution of Si-H bonds. The structure of novel proposed poly-Si TFT's are the simplity of the fabrication process steps and the decrease of leakage current by reduced lateral electric field near the drain region.

  • PDF

Development of a New Hybrid Silicon Thin-Film Transistor Fabrication Process

  • Cho, Sung-Haeng;Choi, Yong-Mo;Kim, Hyung-Jun;Jeong, Yu-Gwang;Jeong, Chang-Oh;Kim, Shi-Yul
    • Journal of Information Display
    • /
    • v.10 no.1
    • /
    • pp.33-36
    • /
    • 2009
  • A new hybrid silicon thin-film transistor (TFT) fabrication process using the DPSS laser crystallization technique was developed in this study to realize low-temperature poly-Si (LTPS) and a-Si:H TFTs on the same substrate as a backplane of the active-matrix liquid crystal flat-panel display (AMLCD). LTPS TFTs were integrated into the peripheral area of the activematrix LCD panel for the gate driver circuit, and a-Si:H TFTs were used as a switching device of the pixel electrode in the active area. The technology was developed based on the current a-Si:H TFT fabrication process in the bottom-gate, back-channel etch-type configuration. The ion-doping and activation processes, which are required in the conventional LTPS technology, were thus not introduced, and the field effect mobility values of $4\sim5cm^2/V{\cdot}s$ and $0.5cm^2/V{\cdot}s$ for the LTPS and a-Si:H TFTs, respectively, were obtained. The application of this technology was demonstrated on the 14.1" WXGA+(1440$\times$900) AMLCD panel, and a smaller area, lower power consumption, higher reliability, and lower photosensitivity were realized in the gate driver circuit that was fabricated in this process compared with the a-Si:H TFT gate driver integration circuit

Optimal Design of a-Si TFT Array for Minimization of Data-line Capacitance and Its Implementation (데이터 배선 용량 최소화를 위한 비정질 실리콘 박막 트렌지스터 배열의 최적화 설계와 구현)

  • Kim, C.W.;Yoon, J.K.;Kim, S.Y.;Kim, J.H.
    • Journal of Biomedical Engineering Research
    • /
    • v.29 no.5
    • /
    • pp.392-399
    • /
    • 2008
  • Thin-film transistor (TFT) arrays for an x-ray detector require quite different design concept from that of the conventional active-matrix liquid crystal devices (AM-LCDs). In this paper anew design of TFT array which uses only SiNx for passivation layer is described to meet the detector performance and the product availability simultaneously. For the purpose of optimizing the design parameters of the TFT array, a Spice simulation was performed. As a result, some parameters, such as the TFT width, the data line capacitance, and the storage capacitance, were able to be fixed. The other parameters were decided within a permissible range of the TFT process especially the photolithography process and the wet etch process. Then we adapted the TFT array which had been produced by the proposed design to our prototype model (FDXD-1417 and evaluated it clinically by comparing with a commercial model (EPEX, Hologic, Beford, USA). The results say that our prototype model is slightly better than EPEX system in chest PA images. So we can prove the technical usefulness and the commercial values of the proposed TFT design.

A Study on the Physical Parameters of Amorphous Silicon using a Two-Dimensional Device Simulator(TFT2DS) (이차원 소자 시뮬레이터를 이용한 비정질 실리콘 물성 파라메타에 관한 연구)

  • 곽지훈;최종선
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1997.04a
    • /
    • pp.168-171
    • /
    • 1997
  • TFT2DS was developed to provide the usefulness as an analytic and design tool. The static characteristics of a-Si:H TFTs demonstrated a good agreement between simulated and measured data. This paper shows that TFT2DS can optimize the physical parameters of a-Si:H through sensitivity simulations and compute the static characteristics of a-Si:H TFTs. Moreover, through the sensitivity study of the parameters, it is shown that the optimizations of both the physical parameters of a-Si:H and the parameters of a-Si:H deposition, which must be inter-related, might be possibl.

  • PDF

a-Si:H Image Sensor for PC Scanner

  • Hur, Chang-Wu
    • Journal of information and communication convergence engineering
    • /
    • v.5 no.2
    • /
    • pp.116-120
    • /
    • 2007
  • In this paper, the image sensor using the a-Si:H TFT is proposed. The optimum amorphous silicon thin film is deposited using plasma enhanced chemical vapor deposition (PECVD). TFT and photodiode both with the thin film are fabricated and form image sensor. The photodiode shows that $I_{dark}\;is\;{\sim}10^{-13}\;A,\;I_{photo}\;is\;{\sim}10^{-9}\;A\;and\;I_{photo}/I_{dark}\;is\;{\sim}10^4$, respectively. In the case of a-Si:H TFT, it indicates that $I_{on}/I_{off}\;is\;10^6$, the drain current is a few ${\mu}A\;and\;V_{th}\;is\;2{\sim}4$ volts. For the analysis on the fabricated image sensor, the reverse bias of -5 volts in ITO of photodiode and $70 {\mu}sec$ pulse in the gate of TFT are applied. The image sensor with good property was conformed through the measured photo/dark current.

Facilitation of the four-mask process by the double-layered Ti/Si barrier metal for oxide semiconductor TFTs

  • Hino, Aya;Maeda, Takeaki;Morita, Shinya;Kugimiya, Toshihiro
    • Journal of Information Display
    • /
    • v.13 no.2
    • /
    • pp.61-66
    • /
    • 2012
  • The double-layered Ti/Si barrier metal is demonstrated for the source/drain Cu interconnections in oxide semiconductor thin-film transistors (TFTs). The transmission electromicroscopy and ion mass spectroscopy analyses revealed that the double-layered barrier structure suppresses the interfacial reaction and the interdiffusion at the interface after thermal annealing at $350^{\circ}C$. The underlying Si layer was found to be very useful for the etch stopper during wet etching for the Cu/Ti layers. The oxide TFTs with a double-layered Ti/Si barrier metal possess excellent TFT characteristics. It is concluded that the present barrier structure facilitates the back-channel-etch-type TFT process in the mass production line, where the four- or five-mask process is used.

Vth Compensation Current Source with Poly-Si TFT for System-On-Panel (System-On-Panel을 위한 Poly-Si TFT Vth보상 전류원)

  • Hong, Moon-Pyo;Jeong, Ju-Young
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.10 s.352
    • /
    • pp.61-67
    • /
    • 2006
  • We developed a constant current source which is insensitive to threshold voltage variation caused by irregular grain boundary distribution in polycrystalline silicon. The proposed current source has superior saturation characteristics over wide range of input voltages as well as small current error compared to the previously reported Vth compensated sources. We measured the circuit performance and error in current due to parameter variation by using HSPICE.