• 제목/요약/키워드: Wireless data

Search Result 5,111, Processing Time 0.038 seconds

A High Speed Block Turbo Code Decoding Algorithm and Hardware Architecture Design (고속 블록 터보 코드 복호 알고리즘 및 하드웨어 구조 설계)

  • 유경철;신형식;정윤호;김근회;김재석
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.7
    • /
    • pp.97-103
    • /
    • 2004
  • In this paper, we propose a high speed block turbo code decoding algorithm and an efficient hardware architecture. The multimedia wireless data communication systems need channel codes which have the high-performance error correcting capabilities. Block turbo codes support variable code rates and packet sizes, and show a high performance due to a soft decision iteration decoding of turbo codes. However, block turbo codes have a long decoding time because of the iteration decoding and a complicated extrinsic information operation. The proposed algorithm using the threshold that represents a channel information reduces the long decoding time. After the threshold is decided by a simulation result, the proposed algorithm eliminates the calculation for the bits which have a good channel information and assigns a high reliability value to the bits. The threshold is decided by the absolute mean and the standard deviation of a LLR(Log Likelihood Ratio) in consideration that the LLR distribution is a gaussian one. Also, the proposed algorithm assigns '1', the highest reliable value, to those bits. The hardware design result using verilog HDL reduces a decoding time about 30% in comparison with conventional algorithm, and includes about 20K logic gate and 32Kbit memory sizes.

Determining Uses and Gratifications for the Mobile Games (이용 충족관점에서의 모바일게임 플레이어 유형과 특성 분석에 관한 연구)

  • Han, Kwang-Hyun;Lee, Han-Chul;Kim, Tae-Ung
    • Information Systems Review
    • /
    • v.9 no.2
    • /
    • pp.15-39
    • /
    • 2007
  • Mobile games have emerged as the most innovative entertainment technology, adding new revenue streams, taking advantage of the potential of wireless applications and service offerings. Mobile games, like any other types of computer game, offer a unique value for users in providing an exciting digital experience in virtual worlds. In this paper, we attempt to investigate the demographic factors which play critical roles in determining the level of playing times; classify mobile gamers based on their motives for playing games; and empirically test differences in their demographic factors and mobile game usage. Statistical results show that significant differences in playing times exist, depending upon their age, gender, mobile device, mobile phone usage, mobile game experiences, and preferred games genres. Applying Factor analysis, we have identified Escape, Social interaction, Challenge and Competition, Fantasy, Diversion and Relaxation, Ease of Accessibility as key motivators for playing mobile games. Additional cluster analysis shows that the categorization of gamers, according to their usage habits and the key motivators for playing, can be made as follows: Multi-gamers, Communication-focused gamers and Mobile active-gamers. Further correlation of these grouping with socio-economic data shows the significant differences in gaming habits and patterns of mobile phone use.

A Study on Apparatus of Smart Wearable for Mine Detection (스마트 웨어러블 지뢰탐지 장치 연구)

  • Kim, Chi-Wook;Koo, Kyong-Wan;Cha, Jae-Sang
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.15 no.2
    • /
    • pp.263-267
    • /
    • 2015
  • current mine detector can't division the section if it is conducted and it needs too much labor force and time. in addition to, if the user don't move the head of sensor in regular speed or move it too fast, it is hard to detect a mine exactly. according to this, to improve the problem using one direction ultrasonic wave sensing signal, that is made up of human body antenna part, main micro processor unit part, smart glasses part, body equipped LCD monitor part, wireless data transmit part, belt type power supply part, black box type camera, Security Communication headset. the user can equip this at head, body, arm, waist and leg in removable type. so it is able to detect the powder in a 360-degree on(under) the ground whether it is metal or nonmetal and it can express the 2D or 3D film about distance, form and material of the mine. so the battle combats can avoid the mine and move fast. also, through the portable battery and twin self power supply system of the power supply part, combat troops can fight without extra recharge and we can monitoring the battle situation of distant place at the command center server on real-time. and then, it makes able to sharing the information of battle among battle combats one on one. as a result, the purpose of this study is researching a smart wearable mine detector which can establish a smart battle system as if the commander is in the site of the battle.

Low-Gate-Count 32-Bit 2/3-Stage Pipelined Processor Design (소면적 32-bit 2/3단 파이프라인 프로세서 설계)

  • Lee, Kwang-Min;Park, Sungkyung
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.4
    • /
    • pp.59-67
    • /
    • 2016
  • With the enhancement of built-in communication capabilities in various meters and wearable devices, which implies Internet of things (IoT), the demand of small-area embedded processors has increased. In this paper, we introduce a small-area 32-bit pipelined processor, Juno, which is available in the field of IoT. Juno is an EISC (Extendable Instruction Set Computer) machine and has a 2/3-stage pipeline structure to reduce the data dependency of the pipeline. It has a simple pipeline controller which only controls the program counter (PC) and two pipeline registers. It offers $32{\times}32=64$ multiplication, 64/32=32 division, $32{\times}32+64=64$ MAC (multiply and accumulate) operations together with 32*32=64 Galois field multiplication operation for encryption processing in wireless communications. It provides selective inclusion of these algebraic logic blocks if necessary in order to reduce the area of the overall processor. In this case, the gate count of our integer core amounts to 12k~22k and has a performance of 0.57 DMIPS/MHz and 1.024 Coremark/MHz.

Novel User Offloading Scheme for Small Cell Enhancement in LTE-Advanced System (LTE-Advanced 시스템에서 소형셀 향상을 위한 새로운 사용자 오프로딩 기법)

  • Moon, Sangmi;Chu, Myeonghun;Lee, Jihye;Kwon, Soonho;Kim, Hanjong;Kim, Cheolsung;Hwang, Intae
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.5
    • /
    • pp.19-24
    • /
    • 2016
  • In Long Term Evolution-Advanced (LTE-A), small cell enhancement(SCE) has been developed as a cost-effective way of supporting exponentially increasing demand of wireless data services and satisfying the user quality of service(QoS). However, due to the dense and irregular distribution of a large number of small cells, the offloading scheme should be applied in the small cell network. In this paper, we propose an user offloading scheme for SCE in LTE-Advanced system. We divide the small cells into different clusters according to the reference signal received power(RSRP) from user equipment(UE). Within a cluster, We apply the user offloading scheme with the consideration of the number of users and interference conditions. Simulation results show that proposed scheme can improve the throughput, and spectral efficiency of small cell users. Eventually, proposed scheme can improve overall cell performance.

Clustering based Novel Interference Management Scheme in Dense Small Cell Network (밀집한 소형셀 네트워크에서 클러스터링 기반 새로운 간섭 관리 기법)

  • Moon, Sangmi;Chu, Myeonghun;Lee, Jihye;Kwon, Soonho;Kim, Hanjong;Kim, Daejin;Hwang, Intae
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.5
    • /
    • pp.13-18
    • /
    • 2016
  • In Long Term Evolution-Advanced (LTE-A), small cell enhancement(SCE) has been developed as a cost-effective way of supporting exponentially increasing demand of wireless data services and satisfying the user quality of service(QoS). However, there are many problems such as the transmission rate and transmission quality degradation due to the dense and irregular distribution of a large number of small cells. In this paper, we propose a clustering based interference management scheme in dense small cell network. We divide the small cells into different clusters according to the reference signal received power(RSRP) from user equipment(UE). Within a cluster, an almost blank subframe(ABS) is implemented to mitigate interference between the small cells. In addition, we apply the power control to reduce the interference between the clusters. Simulation results show that proposed scheme can improve Signal to Interference plus Noise Ratio(SINR), throughput, and spectral efficiency of small cell users. Eventually, proposed scheme can improve overall cell performance.

40Gb/s Foward Error Correction Architecture for Optical Communication System (광통신 시스템을 위한 40Gb/s Forward Error Correction 구조 설계)

  • Lee, Seung-Beom;Lee, Han-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.2
    • /
    • pp.101-111
    • /
    • 2008
  • This paper introduces a high-speed Reed-Solomon(RS) decoder, which reduces the hardware complexity, and presents an RS decoder based FEC architecture which is used for 40Gb/s optical communication systems. We introduce new pipelined degree computationless modified Euclidean(pDCME) algorithm architecture, which has high throughput and low hardware complexity. The proposed 16 channel RS FEC architecture has two 8 channel RS FEC architectures, which has 8 syndrome computation block and shared single KES block. It can reduce the hardware complexity about 30% compared to the conventional 16 channel 3-parallel FEC architecture, which is 4 syndrome computation block and shared single KES block. The proposed RS FEC architecture has been designed and implemented with the $0.18-{\mu}m$ CMOS technology in a supply voltage of 1.8 V. The result show that total number of gate is 250K and it has a data processing rate of 5.1Gb/s at a clock frequency of 400MHz. The proposed area-efficient architecture can be readily applied to the next generation FEC devices for high-speed optical communications as well as wireless communications.

Issues and Debugging Methodology for Porting TinyOS on a Small Network Embedded System (소형 네트워크 임베디드 시스템에 TinyOS 이식 과정에서의 이슈 및 디버깅 기법)

  • Kim, Dae-Nam;Kim, Kyo-Sun
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.45 no.6
    • /
    • pp.94-105
    • /
    • 2008
  • Numerous platforms have been developed for ZigBee-based network embedded systems. Also, operating systems like TinyOS have been installed to facilitate efficient implementation of wireless sensor network applications which collect data, and/or execute commands. First of all, porting an operating system on a new platform may need invention of a substitute for a required but unsupported hardware component. This paper presents a multiplexed virtual system timer for a platform without a counter comparator which we have contrived to emulate by using an extra counter. Such porting also injects unexpected faults which cause a variety of painful failures. Unfortunately, TinyOS requires to handle a lot of asynchronous hardware interrupts which are hard to trace during debugging. Besides, simulators are not available for a new platform since the models of hardware on the platform are not usually developed, yet. We propose novel instrumentation techniques which can be used to effectively trace the bugs in such lack of debugging environment. These techniques are used to identify and fix a great deal of nasty issues in porting TinyOS 2.0 on MG2400 and MG2455 platforms made by RadioPulse Inc.

A UHF-band Passive Temperature Sensor Tag Chip Fabricated in $0.18-{\mu}m$ CMOS Process ($0.18-{\mu}m$ CMOS 공정으로 제작된 UHF 대역 수동형 온도 센서 태그 칩)

  • Pham, Duy-Dong;Hwang, Sang-Kyun;Chung, Jin-Yong;Lee, Jong-Wook
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.10
    • /
    • pp.45-52
    • /
    • 2008
  • We investigated the design of an RF-powered, wireless temperature sensor tag chip using $0.18-{\mu}m$ CMOS technology. The transponder generates its own power supply from small incident RF signal using Schottky diodes in voltage multiplier. Ambient temperature is measured using a new low-power temperature-to-voltage converter, and an 8-bit single-slope ADC converts the measured voltage to digital data. ASK demodulator and digital control are combined to identify unique transponder (ID) sent by base station for multi-transponder applications. The measurement of the temperature sensor tag chip showed a resolution of $0.64^{\circ}C/LSB$ in the range from $20^{\circ}C$ to $100^{\circ}C$, which is suitable for environmental temperature monitoring. The chip size is $1.1{\times}0.34mm^2$, and operates at clock frequency of 100 kHz while consuming $64{\mu}W$ power. The temperature sensor required a -11 dBm RF input power, supported a conversion rate of 12.5 k-samples/sec, and a maximum error of $0.5^{\circ}C$.

A Study On Low Radiation Measurement of Radiation Measuring Devices and Improvement of Reaction Speed according to the Rapid Change of Radiation Dose (방사선 측정장치의 저준위 방사선 측정과 방사선량의 급격한 변화에 따른 장치의 반응 속도개선에 관한 연구)

  • Lee, Joo-Hyun;Lee, Seung-Ho
    • Journal of IKEEE
    • /
    • v.18 no.4
    • /
    • pp.544-551
    • /
    • 2014
  • This paper suggests an algorithm to measure low-level radiation by radiation measuring devices, and the other algorithm to improve reaction speed of the device to better respond to dramatic changes in radiation amount. The former algorithm to improve the accuracy of measuring low-level radiation takes advantage of a dual window radiation measurement method which is based on accumulated average of pulses gathered by a radiation measuring sensor. The latter algorithm is to enhance reaction speed of a measuring device to more sensitively react to dramatic changes in radiation amount by adopting a dual window radiation measurement method which analyzes data patterns newly put into for six seconds. To verify the suggested algorithms, a hardware-which consists of sensor and high-voltage generator, controller, charger and power supply circuit, wireless communication part, and display part-was used. Tests conducted on the dual window radiation measurement method as used in the suggested algorithm have proved that accuracy improves to measure low-level radiation of 5uSv/h, and linearity also gets better. Other tests were conducted to see whether the suggested algorithm enhances the reaction speed of a radiation measuring device so that the device responds better to dramatically changing radiation amount. The experimental results have shown meaningful changes in numbers after six seconds. Therefore, the conclusions are made that the algorithm enhances the reaction speed of the device.