• Title/Summary/Keyword: Voltage Multiplier

Search Result 124, Processing Time 0.035 seconds

A Low Voltage Analog Four-quadrant Multiplier (저전압 아날로그 4상한 멀티플라이어)

  • 김종민;유영규;이근호;윤창훈;김동용
    • Proceedings of the IEEK Conference
    • /
    • 2000.06b
    • /
    • pp.205-208
    • /
    • 2000
  • In this paper, a low voltage CMOS analog four-quadrant multiplier using two V-I converters is presented. The proposed V-I converter is composed of the series composite transistor and the low voltage composite transistor. The designed analog four-quadrant multiplier has simulated by HSPICE using 0.25$\mu\textrm{m}$ n-well CMOS process parameters with a 2V supply voltage. Simulation results show that the power dissipation is 1.55㎿, the cutoff frequency is 489MHz, and the THD can be 0.26% at maximum differential input of 1V$\sub$p-p/.

  • PDF

Design of UHF CMOS Front-ends for Near-field Communications

  • Hamedi-Hagh, Sotoudeh;Tabesh, Maryam;Oh, Soo-Seok;Park, Noh-Joon;Park, Dae-Hee
    • Journal of Electrical Engineering and Technology
    • /
    • v.6 no.6
    • /
    • pp.817-823
    • /
    • 2011
  • This paper introduces an efficient voltage multiplier circuit for improved voltage gain and power efficiency of radio frequency identification (RFID) tags. The multiplier is fully integratable and takes advantage of both passive and active circuits to reduce the required input power while yielding the desired DC voltage. A six-stage voltage multiplier and an ultralow power voltage regulator are designed in a 0.13 ${\mu}m$ complementary metal-oxide semiconductor process for 2.45 GHz RFID applications. The minimum required input power for a 1.2 V supply voltage in the case of a 50 ${\Omega}$ antenna is -20.45 dBm. The efficiency is 15.95% for a 1 $M{\Omega}$ load. The regulator consumes 129 nW DC power and maintains the reference voltage in a 1.1% range with $V_{dd}$ varying from 0.8 to 2 V. The power supply noise rejection of the regulator is 42 dB near a 2.45 GHz frequency and performs better than -32 dB from 100 Hz to 10 GHz frequencies.

A High-Efficiency High Step-Up Interleaved Converter with a Voltage Multiplier for Electric Vehicle Power Management Applications

  • Tseng, Kuo-Ching;Chen, Chun-Tse;Cheng, Chun-An
    • Journal of Power Electronics
    • /
    • v.16 no.2
    • /
    • pp.414-424
    • /
    • 2016
  • This paper proposes a novel high-efficiency high-step-up interleaved converter with a voltage multiplier, which is suitable for electric vehicle power management applications. The proposed interleaved converter is capable of achieving high step-up conversion by employing a voltage-multiplier circuit. The proposed converter lowers the input-current ripple, which can extend the input source's lifetime, and reduces the voltage stress on the main switches. Hence, large voltage spikes across the main switches are alleviated and the efficiency is improved. Finally, a prototype circuit with an input voltage of 24 V, an output voltage of 380 V, and an output rated power of 1 kW is implemented and tested to demonstrate the functionality of the proposed converter. Moreover, satisfying experimental results are obtained and discussed in this paper. The measured full-load efficiency is 95.2%, and the highest measured efficiency of the proposed converter is 96.3%.

Novel Single Switch DC-DC Converter for High Step-Up Conversion Ratio

  • Hu, Xuefeng;Gao, Benbao;Huang, Yuanyuan;Chen, Hao
    • Journal of Power Electronics
    • /
    • v.18 no.3
    • /
    • pp.662-671
    • /
    • 2018
  • This paper presents a new structure for a step up dc-dc converter, which has several advantageous features. Firstly, the input dc source and the clamped capacitor are connected in series to transfer energy to the load through dual voltage multiplier cells. Therefore, the proposed converter can produce a very high voltage and a high conversion efficiency. Secondly, a double voltage clamped circuit is introduced to the primary side of the coupled inductor. The energy of the leakage inductance of the coupled inductor is recycled and the inrush current problem of the clamped circuits can be shared equally by two synchronous clamped capacitors. Therefore, the voltage spike of the switch tube is solved and the current stress of the diode is reduced. Thirdly, dual voltage multiplier cells can absorb the leakage inductance energy of the secondary side of the coupled inductor to obtain a higher efficiency. Fourthly, the active switch turns on at almost zero current and the reverse-recovery problem of the diodes is alleviated due to the leakage inductance, which further improves the conversion efficiency. The operating principles and a steady-state analysis of the continuous, discontinuous and boundary conduction modes are discussed in detail. Finally, the validity of this topology is confirmed by experimental results.

Characterization of Schottky Diodes and Design of Voltage Multiplier for UHF-band Passive RFID Transponder (UHF 대역 수동형 RFID 태그 쇼트키 다이오드 특성 분석 및 전압체배기 설계)

  • Lee, Jong-Wook;Tran, Nham
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.7 s.361
    • /
    • pp.9-15
    • /
    • 2007
  • In this paper, we present the design of Schottky diodes and voltage multiplier for UHF-band passive RFID applications. The Schottky diodes were fabricated using Titanium (Ti/Al/Ta/Al)-Silicon (n-type) junction in $0.35\;{\mu}m$ CMOS process. The Schottky diode having $4{\times}10{\times}10\;{\mu}m^{2}$ contact area showed a turn-on voltage of about 150 mV for the forward diode current of $20\;{\mu}A$. The breakdown voltage is about -9 V, which provides sufficient peak inverse voltage necessary for the voltage multiplier in the RFID tag chip. The effect of the size of Schottky diode on the turn-on voltage and the input impedance at 900 MHz was investigated using small-signal equivalent model. Also, the effect or qualify factor of the diode on the input voltage to the tag chip is examined, which indicates that high qualify factor Schottky diode is desirable to minimize loss. The fabricated voltage multiplier resulted in a output voltage of more than 1.3 V for the input RF signal of 200mV, which is suitable for long-range RFID applications.

Design of a Analog Multiplier for low-voltage low-power (저전압 저전력 아날로그 멀티플라이어 설계)

  • Lee, Goun-Ho;Seul, Nam-O
    • Proceedings of the KIEE Conference
    • /
    • 2005.07d
    • /
    • pp.3058-3060
    • /
    • 2005
  • In this paper, the CMOS four-quadrant analog multipliers for low-voltage low-power applications are presented. The circuit approach is based on the characteristic of the LV (Low-Voltage) composite transistor which is one of the useful analog building blocks. SPICE simulations are carried out to examine the performances of the designed multipliers. Simulation results are obtained by $0.25{\mu}m$ CMOS parameters with 2V power supply. The LV composite transistor can easily be extended to perform a four-quadrant multiplication. The multiplier has a linear input range up to ${\pm}0.5V$ with a linearity error of less than 1%. The measured -3dB bandwidth is 290MHz and the power dissipation is $37{\mu}W$. The proposed multiplier is expected to be suitable for analog signal processing applications such as portable communication equipment, radio receivers, and hand-held movie cameras.

  • PDF

Cockcroft-Walton Voltage Multiplier Simulation According to Diode Parasitic Capacitance for Xray Generator Designing (Xray 발생장치 설계를 위한 다이오드 기생 커패시턴스에 따른 Cockcroft-Walton Voltage Multiplier 시뮬레이션)

  • Im, Gyu-Wan;Mok, Hyung-Soo;Zhu, He-Lin
    • Proceedings of the KIPE Conference
    • /
    • 2020.08a
    • /
    • pp.397-398
    • /
    • 2020
  • 최근 COVID-19(Coronavirus disease, 2019)의 발병으로 정확한 진단을 하기위한 X-ray 검사에 대한 수요가 증가하고 있다. 품질이 높은 수준의 Xray 영상을 얻기 위해서는 X-ray 튜브에 촬영 목적에 맞는 일정한 고전압을 제어를 통해 인가해야 한다. 그러기 위해서는 전력변환장치의 출력전압 특성을 고려하여 설계해야 한다. 따라서 Xray 발생장치에 주로 사용되는 Cockcroft-Walton Voltage Multiplier를 사용하여 다이오드의 기생커패시턴스 성분이 변압기의 누설 인덕턴스 성분, 회로의 기생 인덕턴스 성분과 공진현상을 일으켜 발생하는 출력전압의 특성 변화에 대한 시뮬레이션을 개발하고 분석 하였다.

  • PDF

Design of monolithic DC-DC Buck converter with on chip soft-start circuit (온칩 시동회로를 갖는 CMOS DC-DC 벅 변환기 설계)

  • Park, Seung-Chan;Lim, Dong-Kyun;Lee, Sang-Min;Yoon, Kwang-Sub
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.7A
    • /
    • pp.568-573
    • /
    • 2009
  • This paper presents a step-down DC-DC converter with On-chip Compensation for battery-operated portable electronic devices which are designed in O.13um CMOS standard process. In an effort to decrease system volume, this paper proposes the on chip compensation circuit using capacitor multiplier method. Capacitor multiplier method can minimize error amplifier's compensation capacitor size by 10%. It allows the compensation block of DC-DC converter be easily integrated on a chip and occupy less layout area. But capacitor multiplier operation reduces DC-DC converter efficiency. As a result, this converter shows maximum efficiency over 87.2% for the output voltage of 1.2V (input voltage : 3.3V), maximum load current 500mA, and 25mA output ripple current. This voltage mode controled buck converter has 1MHz switching frequency.

A CW $CO_2$ Laser Using a High Voltage Dc-dc Converter with Half-bridge Resonant Inverter and Cockroft-Walton Multiplier

  • Chung, Hyun-Ju;Joung, Jong-Han;Kim, Geun-Young;Min, Byoung-Dae;Kim, Hee-Je
    • KIEE International Transactions on Electrophysics and Applications
    • /
    • v.3C no.4
    • /
    • pp.123-129
    • /
    • 2003
  • We propose a high voltage dc-dc converter for a CW (continuous wave) $CO_2$ laser system using a current resonant half-bridge inverter and a Cockcroft-Walton circuit. This high voltage power supply includes a 2-stage voltage multiplier driven by a regulated half-bridge series resonant inverter. The inverter drives a step-up transformer and the secondary transformer is applied to the voltage multiplier. It is highly efficient because of the reduced amount of switching losses by virtue of the current resonant half-bridge inverter, and also due to the small size, low parasitic capacitance in the transformer stage owing to the low number of winding turns of the step up secondary transformer combined with the Cockroft-Walton circuit. We obtained a maximum laser output power of 44 W and a maximum system efficiency of over 16%.

Novel Non-Isolated DC-DC Converter Topology with High Step-Up Voltage Gain and Low Voltage Stress Characteristics Using Single Switch and Voltage Multipliers (단일 스위치와 전압 체배 회로를 이용하는 고변압비와 낮은 전압 스트레스를 가진 새로운 비절연형 DC-DC 컨버터 토폴로지)

  • Tran, Manh Tuan;Amin, Saghir;Choi, Woojin
    • Proceedings of the KIPE Conference
    • /
    • 2019.07a
    • /
    • pp.83-85
    • /
    • 2019
  • The use of high voltage gain converters is essential for the distributed power generation systems with renewable energy sources such as the fuel cells and solar cells due to their low voltage characteristics. In this paper, a high voltage gain topology combining cascode Inverting Buck-Boost converter and voltage multiplier structure is introduced. In proposed converter, the input voltage is connected in series at the output, the portion of input power is directly delivered to the load which results in continuous input current. In addition, the voltage multiplier stage stacked in proper manner is not only enhance high step-up voltage gain ratio but also significantly reduce the voltage stress across all semiconductor devices and capacitors. As a result, the high current-low voltage switches can be employed for higher efficiency and lower cost. In order to show the feasibility of the proposed topology, the operation principle is presented and the steady-state characteristic is analyzed in detail. A 380W-40/380V prototype converter was built to validate the effectiveness of proposed converter.

  • PDF