• Title/Summary/Keyword: Semiconductor Etching Process

Search Result 254, Processing Time 0.03 seconds

Design of Process Management System based on Data Mining and Artificial Modelling for the Etching Process (데이터 마이닝과 지능 모델링에 기반한 에칭공정의 공정관리시스템 설계)

  • Bae, Hyeon;Kim, Sung-shin;Woo, Kwang-Bang
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.14 no.4
    • /
    • pp.390-395
    • /
    • 2004
  • A semiconductor manufacturing process is the complicate and dynamic process, and consists of many sub-processes. An etching process is the most important process in the semiconductor fabrication. In this paper, the decision support system based upon data mining and knowledge discovery is an important factor to improve the productivity and yield. The proposed decision support system consists of a neural network model and an inference system based on fuzzy logic Firstly, the product results are predicted by the neural network model constructed by the product patterns that represent the quality of the etching process. And the product patters are classified by expert's knowledge. Finally, the product conditions are estimated by the fuzzy inference system using the rules extracted from the classified patterns. Prediction of product qualities can be linked to each input and process variables. We employ data mining and intelligent techniques to find the best condition of the etching process. The proposed decision support system is efficient and easy to be implemented for the process management based upon expert's knowledge.

Wafer state prediction in 64M DRAM s-Poly etching process using real-time data (실시간 데이터를 위한 64M DRAM s-Poly 식각공정에서의 웨이퍼 상태 예측)

  • 이석주;차상엽;우광방
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1997.10a
    • /
    • pp.664-667
    • /
    • 1997
  • For higher component density per chip, it is necessary to identify and control the semiconductor manufacturing process more stringently. Recently, neural networks have been identified as one of the most promising techniques for modeling and control of complicated processes such as plasma etching process. Since wafer states after each run using identical recipe may differ from each other, conventional neural network models utilizing input factors only cannot represent the actual state of process and equipment. In this paper, in addition to the input factors of the recipe, real-time tool data are utilized for modeling of 64M DRAM s-poly plasma etching process to reflect the actual state of process and equipment. For real-time tool data, we collect optical emission spectroscopy (OES) data. Through principal component analysis (PCA), we extract principal components from entire OES data. And then these principal components are included to input parameters of neural network model. Finally neural network model is trained using feed forward error back propagation (FFEBP) algorithm. As a results, simulation results exhibit good wafer state prediction capability after plasma etching process.

  • PDF

Manufacturing Large-scale SiNx EUV Pellicle with Water Bath (물중탕을 이용한 대면적 SiNx EUV 펠리클 제작)

  • Kim, Jung Hwan;Hong, Seongchul;Cho, Hanku;Ahn, Jinho
    • Journal of the Semiconductor & Display Technology
    • /
    • v.15 no.1
    • /
    • pp.17-21
    • /
    • 2016
  • EUV (Extreme Ultraviolet) pellicle which protects a mask from contamination became a critical issue for the application of EUV lithography to high-volume manufacturing. However, researches of EUV pellicle are still delayed due to no typical manufacturing methods for large-scale EUV pellicle. In this study, EUV pellicle membrane manufacturing method using not only KOH (potassium hydroxide) wet etching process but also a water bath was suggested for uniform etchant temperature distribution. KOH wet etching rates according to KOH solution concentration and solution temperature were confirmed and proper etch condition was selected. After KOH wet etching condition was set, $5cm{\times}5cm$ SiNx (silicon nitride) pellicle membrane with 80% EUV transmittance was successfully manufactured. Transmittance results showed the feasibility of wet etching method with water bath as a large-scale EUV pellicle manufacturing method.

A Study on Etching of Si3N4 Thin Film and the Exhausted Gas Using C3F6 Gas for LCD Process (LCD 공정용 C3F6 가스를 이용한 Si3N4 박막 식각공정 및 배출가스에 관한 연구)

  • Jeon, S.C.;Kong, D.Y.;Pyo, D.S.;Choi, H.Y.;Cho, C.S.;Kim, B.H.;Lee, J.H.
    • Journal of the Korean Vacuum Society
    • /
    • v.21 no.4
    • /
    • pp.199-204
    • /
    • 2012
  • $SF_6$ gas is widely used for dry etching process of semiconductor and display fabrication process. But $SF_6$ gas is considered for typical greenhouse gas for global warming. So it is necessary to research relating to $SF_6$ alternatives reducing greenhouse effect in semiconductor and display. $C_3F_6$ gas is one of the promising candidates for it. We studied about etch characteristics by performing Reactive Ion Etching process of dry etching and reduced gas element exhausted on etching process using absorbent Zeolite 5A. $Si_3N_4$ thin film was deposited to 500 nm with Plasma Enhanced Chemical Vapor Deposition and we performed Reactive Ion Etching process after patterning through photolithography process. It was observed that the etch rate and the etched surface of $Si_3N_4$ thin film with Scanning Electron Microscope pictures. And we measured and compared the exhausted gas before and after the absorbent using Gas Chromatograph-Mass Spectrophotometry.

Sensitivity Analysis of Plasma Charge-up Monitoring Sensor

  • Lee Sung Joon;Soh Dea-Wha;Hong Sang Jeen
    • Journal of information and communication convergence engineering
    • /
    • v.3 no.4
    • /
    • pp.187-190
    • /
    • 2005
  • High aspect ratio via-hole etching process has emerged as one of the most crucial means to increase component density for ULSI devices. Because of charge accumulation in via-hole, this sophisticated and important process still hold several problems, such as etching stop and loading effects during fabrication of integrated circuits. Indeed, the concern actually depends on accumulated charge. For monitoring accumulated charge during plasma etching process, charge-up monitoring sensor was fabricated and tested under some plasma conditions. This paper presents a neural network-based technique for analyzing and modeling several electrical performance of plasma charge-up monitoring sensor.

Development of multiple channel EPD controller (다중 채널 EPD제어기의 개발)

  • 최순혁;차상엽;이종민;우광방
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1997.10a
    • /
    • pp.1500-1503
    • /
    • 1997
  • In this paper a multiple channel EPD controller is developed which enables us to detect endpoints simultaneously in the plasma etching process operated in multiple etching chambers and its performance characteristic are investigated. for the accurate detectiion of endpoint the developed EDP controller was able to implement endpoint detectiions by integrating the existing EPD controllers with the techiques of artificial intellignet, to enhance its performance. The performance of the developed EPD controller was carried out by repeated experiments of endpoint detection in the acrual production line of semiconductor manufacturing. It's utility for endpoint detectiion was accurately evaluated in various etching process. The control capability of multiple etching chambers enhances its application compared with the existing one, and also increases the user utility os that the efficiency of operation was improved.

  • PDF

Effect of the Radical Loss Control by the Chamber Wall Heating on the Highly Selective $SiO_2$ etching (식각 용기 가열에 의한 라디칼 손실 제어가 고선택비 산화막 식각에 미치는 영향)

  • 김정훈;이호준;주정훈;황기웅
    • Journal of the Korean Vacuum Society
    • /
    • v.5 no.2
    • /
    • pp.169-174
    • /
    • 1996
  • The applications of the high density plasma sources to the etching in semiconductor fabrication process are actively studied because of the more strict requirement from the dry etching process due to shrinking down of the critical dimension. But in the oxide etching with the high density plasma sources, abundant fluorine atoms released from the flurocarbon feed gas make it difficult to get the highly selective $SiO_2/Si$ etching. In this study, to improve the $SiO_2/Si$ etch selectivity through the control of the radical loss channels, we propose the wall heating , one of methods of controlling loss mechanisms. With appearance mass spectroscopy(AMS) and actinometric optical emission spectroscopy(OES), the increase of both radicals impinging on the substrate and existing in bulk plasma, and the decrease of the fluorine atom with wall temperature are observed. As a result, a 40% improvement of the selectivity was achieved for the carbon rich feed gas.

  • PDF

The surface propery change of multi-layer thin film on ceramic substrate by ion beam sputtering (이온빔 스퍼터링법에 의한 다층막의 표면특성변화)

  • Lee, Chan-Young;Lee, Jae-Sang
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.259-259
    • /
    • 2008
  • The LTCC (Low Temperature Co-fired Ceramic) technology meets the requirements for high quality microelectronic devices and microsystems application due to a very good electrical and mechanical properties, high reliability and stability as well as possibility of making integrated three dimensional microstructures. The wet process, which has been applied to the etching of the metallic thin film on the ceramic substrate, has multi process steps such as lithography and development and uses very toxic chemicals arising the environmental problems. The other side, Plasma technology like ion beam sputtering is clean process including surface cleaning and treatment, sputtering and etching of semiconductor devices, and environmental cleanup. In this study, metallic multilayer pattern was fabricated by the ion beam etching of Ti/Pd/Cu without the lithography. In the experiment, Alumina and LTCC were used as the substrate and Ti/Pd/Cu metallic multilayer was deposited by the DC-magnetron sputtering system. After the formation of Cu/Ni/Au multilayer pattern made by the photolithography and electroplating process, the Ti/Pd/Cu multilayer was dry-etched by using the low energy-high current ion-beam etching process. Because the electroplated Au layer was the masking barrier of the etching of Ti/Pd/Cu multilayer, the additional lithography was not necessary for the etching process. Xenon ion beam which having the high sputtering yield was irradiated and was used with various ion energy and current. The metallic pattern after the etching was optically examined and analyzed. The rate and phenomenon of the etching on each metallic layer were investigated with the diverse process condition such as ion-beam acceleration energy, current density, and etching time.

  • PDF

Surface Analysis of Aluminum Bonding Pads in Flash Memory Multichip Packaging

  • Son, Dong Ju;Hong, Sang Jeen
    • Transactions on Electrical and Electronic Materials
    • /
    • v.15 no.4
    • /
    • pp.221-225
    • /
    • 2014
  • Although gold wire bonding techniques have already matured in semiconductor manufacturing, weakly bonded wires in semiconductor chip assembly can jeopardize the reliability of the final product. In this paper, weakly bonded or failed aluminum bonding pads are analyzed using X-ray photoelectron spectroscopy (XPS), Auger electron Spectroscopy (AES), and energy dispersive X-ray analysis (EDX) to investigate potential contaminants on the bond pad. We found the source of contaminants is related to the dry etching process in the previous manufacturing step, and fluorocarbon plasma etching of a passivation layer showed meaningful evidence of the formation of fluorinated by-products of $AlF_x$ on the bond pads. Surface analysis of the contaminated aluminum layer revealed the presence of fluorinated compounds $AlOF_x$, $Al(OF)_x$, $Al(OH)_x$, and $CF_x$.

Chucking Method of Substrate Using Alternating Chuck Mechanism (반도체 기판 교차 파지 방법)

  • Ahn, Young-Ki;Choi, Jung-Bong;Koo, Kyo-Woog;Cho, Jung-Keun;Kim, Tae-Sung
    • Journal of the Semiconductor & Display Technology
    • /
    • v.8 no.1
    • /
    • pp.1-5
    • /
    • 2009
  • Typically, single-wafer wet etching is done by dispensing chemical onto the front and back side of spin wafer. The wafer is fixed by a number of chuck pins, which obstruct the chemical flow and would result in the incomplete removal of the remaining film, which can become a source of contamination in the next process. In this paper, we introduce a novel design of wafer chuck, in which chuck pins are groupped into two and each group of pins fixes the substrate alternatively. Two groups of chuck pins fix the high-speed spin substrate with non contact method using a magnetic material. The actual process has been executed to observe the effectiveness of this new wafer chuck. It was found that the new wafer chuck performed better than the conventional wafer chuck for removing the remaining film from the bevel and edge side of substrate.

  • PDF