• Title/Summary/Keyword: SHA-1

Search Result 205, Processing Time 0.025 seconds

An Area-efficient Design of SHA-256 Hash Processor for IoT Security (IoT 보안을 위한 SHA-256 해시 프로세서의 면적 효율적인 설계)

  • Lee, Sang-Hyun;Shin, Kyung-Wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.22 no.1
    • /
    • pp.109-116
    • /
    • 2018
  • This paper describes an area-efficient design of SHA-256 hash function that is widely used in various security protocols including digital signature, authentication code, key generation. The SHA-256 hash processor includes a padder block for padding and parsing input message, so that it can operate without software for preprocessing. Round function was designed with a 16-bit data-path that processed 64 round computations in 128 clock cycles, resulting in an optimized area per throughput (APT) performance as well as small area implementation. The SHA-256 hash processor was verified by FPGA implementation using Virtex5 device, and it was estimated that the throughput was 337 Mbps at maximum clock frequency of 116 MHz. The synthesis for ASIC implementation using a $0.18-{\mu}m$ CMOS cell library shows that it has 13,251 gate equivalents (GEs) and it can operate up to 200 MHz clock frequency.

Development of a SHA with 100 MS/s for High-Speed ADC Circuits (고속 ADC 회로를 위한 100 MS/s의 샘플링의 SHA 설계)

  • Chai, Yong-Yoong
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.7 no.2
    • /
    • pp.295-301
    • /
    • 2012
  • In this article, we have designed SHA, which has 12 Bit resolution at an input signal range of 1 $V_{pp}$ and operates at a sampling speed of 100 MS/s in order to use at front of high speed ADC. SFDR(Spurious Free Dynamic Range) of the proposed system drops to approximately 66.3 dB resolution when the input frequency is 5 MHz, and the sampling frequency is 100 MHz, however, the circuit without a feedthrough has 12 bit resolution with approximately 73 dB.

A Report on Power Estimation of SHA-3 Candidates H/W Implementation (SHA-3 후보들의 H/W 구현에 대한 전력 소모량 추정)

  • Lee, Donggeon;Chu, Sangho;Kim, Seul-A;Kim, Howon
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2010.11a
    • /
    • pp.1183-1185
    • /
    • 2010
  • 2005년 중국의 Wang 등이 SHA-1의 충돌쌍 공격에 대한 취약성을 발표한 이후 미국의 NIST(National Institute of Standards and Technologies)에서는 새로운 표준 해쉬 함수에 대한 필요성을 제기하였으며, SHA-3로 사용될 새로운 해쉬 함수를 공모하게 되었다. 전세계에서 64개의 후보들이 제안되었으며, 1라운드가 끝난 2010년 현재 14개의 후보들에 대한 2 라운드 심사가 진행중이다. 본 논문에서는 ASIC(Application Specified Intergrated Circuit) 설계 과정에서 설계 대상의 전력 소모량을 추정하는 과정을 소개하고, 이를 이용해 SHA-3 후보들의 H/W 구현들에 대해서 전력 소모량을 추정하여 결과를 제시한다.

Design and Implementation of HMAC-SHA-1 Hardware Module for IPv6 Security System (IPv6보안시스템용 HMAC-SHA-1하드웨어 모듈의 설계 및 구현)

  • 김지욱;이정태
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2002.10e
    • /
    • pp.277-279
    • /
    • 2002
  • 전자상거래, 무선 인터넷 등의 활성화를 위해서는 신뢰성 있는 통신 서비스를 제공하는 IPv6용 보안시스템이 필요하다. 이를 위한 기존의 암호화 알고리즘은 소프트웨어 및 하드웨어로 많이 구현되어 있으나 IPv4를 기반으로 한 운영체제에 종속되어 있다. 이를 해결하기 위하여 운영체제 없이 고성능의 보안서비스를 제공하는 IPv6용 보안시스템이 하드웨어로 구현되었다. 본 논문에서는 이러한 IPv6용 하드웨어 보안시스템에 요구되는 암호화알고리즘 중에서 HMAC-SHA-1을 하드웨어 모듈로 구현하였다. 그리고 구현한HMAC-SHA-1 모듈에 대하여 시뮬레이션 테스트를 수행하고 IPv6 하드웨어 보안시스템과 연동함으로써 기능을 검증하였다.

  • PDF

Inhibitory Effect of Scolopendrid Aqua-Acupuncture Injected at Hwando(GB30) on Neuropathic Pain in Rats (환도혈(環跳穴) 오공약침(五蚣藥鍼) 자극(刺戟)이 백서(白鼠)의 신경병리성(神經病理性) 통증(痛症) 억제(抑制)에 미치는 영향(影響))

  • Kim, Sung-nam;Kim, Sung-chul;Choi, Hoi-kang;So, Ki-suk;Lim, Jeong-a;Hwang, Woo-jun;Moon, Hyung-cheol;Choi, Sung-yong;Lee, Sang-kwan;Na, Chang-su
    • Journal of Acupuncture Research
    • /
    • v.21 no.3
    • /
    • pp.145-167
    • /
    • 2004
  • Objective : Neuropathic pain can be caused by a partial peripheral nerve injury. This kind of pain is usually accompanied by spontaneous burning pain, allodynia and hyperalgesia. It is not clear that scolopendrid aqua-acupuncture can control neuropathic pain effectively. The purpose of this study is to examine if scolopendrid aqua-acupuncture may be effective to the neuropathic pain (mechanical allodynia, cold allodynia) in a rat model of neuropathic pain. Methods : To produce the model of neuropathic pain, under isoflurane 2.5% anesthesia, tibial nerve and sural nerve was resected. After the neuropathic surgery, the author examined if the animals exhibited the behavioral signs of allodynia. The allodynia was assessed by stimulating the medial malleolus with von Frey filament and acetone. Three weeks after the neuropathic surgery, scolopendrid aqua-acupuncture was injected at Hwando(GB30) one time a day for one week. After that the author examined the withdrawl response of neuropathic rats' legs by von Frey filament and acetone stimulation. And also the author examined c-fos in the midbrain central gray of neuropathic rats and the change of WBC count in the blood of neuropathic rats. Results & Conclusion : 1. The scolopendrid aqua-acupuncture injected at Hwando(GB30) decreased the withdrawl response of mechanical allodynia in SHA-1, SHA-2 and SAH-3 group as compared with control group. 2. The scolopendrid aqua-acupuncture injected at Hwando(GB30) decreased the withdrawl response of chemical allodynia(cold allodynia) in SHA-1, SHA-2 and SAH-3 group as compared with control group. 3. The scolopendrid aqua-acupuncture injected at Hwando(GB30) showed the significant difference between sham group and control group(p=0.01), sham and SHA-3 group(p=0.026), control group and SHA-1 group(p=0.01), control group and SHA-2 group(p=0.024) in the c-fos expression. 4. The scolopendrid aqua-acupuncture injected at Hwando(GB30) showed the significant difference between sham group and SHA-3 group(p=0.010), control group and SHA-3 group(p=0.006) in the WBC count.

  • PDF

Enhancing the Session Security of Zen Cart based on HMAC-SHA256

  • Lin, Lihui;Chen, Kaizhi;Zhong, Shangping
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.11 no.1
    • /
    • pp.466-483
    • /
    • 2017
  • Zen Cart is an open-source online store management system. It is used all over the world because of its stability and safety. Today, Zen Cart's session security mechanism is mainly used to verify user agents and check IP addresses. However, the security in verifying the user agent is lower and checking the IP address can affect the user's experience. This paper, which is based on the idea of session protection as proposed by Ben Adida, takes advantage of the HTML5's sessionStorage property to store the shared keys that are used in HMAC-SHA256 encryption. Moreover, the request path, current timestamp, and parameter are encrypted by using HMAC-SHA256 in the client. The client then submits the result to the web server as per request. Finally, the web server recalculates the HMAC-SHA256 value to validate the request by comparing it with the submitted value. In this way, the Zen Cart's open-source system is reinforced. Owing to the security and integrity of the HMAC-SHA256 algorithm, it can effectively protect the session security. Analysis and experimental results show that this mechanism can effectively protect the session security of Zen Cart without affecting the original performance.

1970-2014 Current Health Expenditures and National Health Accounts in Korea: Application of SHA2011 (1970-2014년 경상의료비 및 국민보건계정: SHA2011의 적용)

  • Jeong, Hyoung-Sun;Shin, Jeong-Woo
    • Health Policy and Management
    • /
    • v.26 no.2
    • /
    • pp.95-106
    • /
    • 2016
  • A new manual of System of Health Accounts (SHA) 2011, was published jointly by the Organization for Economic Cooperation and Development (OECD), Eurostat, and World Health Organization in 2011. This offers more complete coverage than the previous version, SHA 1.0, within the functional classification in areas such as prevention and a precise approach for tracking financing in the health care sector using the new classification of financing schemes. This paper aims to demonstrate current health expenditure (CHE) and National Health Accounts of the years 1970-2014 constructed according to the SHA2011. Data sources for public financing include budget and settlement documents of the government, various statistics from the National Health Insurance, and others. In the case of private financing, an estimation of total revenue by provider groups is made from the Economic Census data and the household income and expenditure survey, Korean healthcare panel study, etc. are used to allocate those totals into functional classifications. CHE was 105 trillion won in 2014, which accounts for 7.1% of Korea's gross domestic product. It was a big increase of 7.7 trillion won, 7.9%, from the previous year. Public share (government and compulsory schemes) accounting for 56.5% of the CHE in 2014 was still much lower than the OECD average of about 73%. With these estimates, it is possible to compare health expenditures of Korea and other countries better. Awareness and appreciation of the need and gains from applying SHA2011 for the health expenditure classification are expected to increase as OECD health expenditure figures get more frequently quoted among health policy makers.

Preimage Attacks on Reduced Steps of ARIRANG, HAS-160, and PKC98-Hash (ARIRANG, HAS-160, PKC98-Hash의 축소된 단계들에 대한 역상공격)

  • Hong, Deuk-Jo;Koo, Bon-Wook;Kim, Woo-Hwan;Kwon, Dae-Sung
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.20 no.2
    • /
    • pp.3-14
    • /
    • 2010
  • In this paper, we present the preimage attacks on step-reduced ARIRANG, HAS-160, and PKC98-Hash. We applied Aoki and Sasaki's chunk serach method which they have used in the attack on SHA-0 and SHA-1. Our attacks find the preimages of 35-step ARIRANG, 65-step HAS-160, and 80-step PKC98-Hash. Our results are the best preimage attacks for ARIRANG and HAS-160, and the first preimage attack for PKC98-Hash faster than exhaustive search.

DPA-Resistant Logic Gates and Secure Designs of SEED and SHA-1 (차분 전력분석 공격에 안전한 논리 게이트 및 SEED 블록 암호 알고리즘과 SHA-1 해쉬 함수에의 응용)

  • Baek, Yoo-Jin
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.18 no.6A
    • /
    • pp.17-25
    • /
    • 2008
  • The differential power attack (DPA)[8] is a very powerful side-channel attack tool against various cryptosystems and the masking method[10] is known to be one of its algorithmic countermeasures. But it is non-trivial to apply the masking method to non-linear functions, especially, to arithmetic adders. This paper proposes simple and efficient masking methods applicable to arithmetic adders. For this purpose, we use the fact that every combinational logic circuit (including the adders) can be decomposed into basic logic gates (AND, OR, NAND, NOR, XOR, XNOR, NOT) and try to devise efficient masking circuits for these basic gates. The resulting circuits are then applied to the arithmetic adders to get their masking algorithm. As applications, we applied the proposed masking methods to SEED and SHA-1 in hardware.

An 8b 200 MHz 0.18 um CMOS ADC with 500 MHz Input Bandwidth (500 MHz의 입력 대역폭을 갖는 8b 200 MHz 0.18 um CMOS A/D 변환기)

  • 조영재;배우진;박희원;김세원;이승훈
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.5
    • /
    • pp.312-320
    • /
    • 2003
  • This work describes an 8b 200 MHz 0.18 urn CMOS analog-to-digital converter (ADC) based on a pipelined architecture for flat panel display applications. The proposed ABC employs an improved bootstrapping technique to obtain wider input bandwidth than the sampling tate of 200 MHz. The bootstrapuing technique improves the accuracy of the input sample-and-hold amplifier (SHA) and the fast fourier transform (FFT) analysis of the SHA outputs shows the 7.2 effective number of bits with an input sinusoidal wave frequency of 500 MHz and the sampling clock of 200 MHz at a 1.7 V supply voltage. Merged-capacitor switching (MCS) technique increases the sampling rate of the ADC by reducing the number of capacitors required in conventional ADC's by 50 % and minimizes chip area simultaneously. The simulated ADC in a 0.18 um n-well single-poly quad-metal CMOS technology shows an 8b resolution and a 73 mW power dissipation at a 200 MHz sampling clock and a 1.7 V supply voltage.