대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

500 MHz의 입력 대역폭을 갖는 8b 200 MHz 0.18 um CMOS A/D 변환기

An 8b 200 MHz 0.18 um CMOS ADC with 500 MHz Input Bandwidth

  • 발행 : 2003.05.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 고속 평판 디스플레이 응용을 위한 8b 200 MHz 0.18 um CMOS A/D 변환기 (Analog-to-Digital Converter:ADC)를 제안한다. 제안하는 A/D 변환기는 200 MHz의 샘플링 클럭 속도에서 샘플링 클럭 속도보다 더 높은 입력 대역폭을 얻기 위해서 개선된 bootstrapping 기법을 사용한다. Bootstrapping 기법이 적용된 샘플-앤-흘드 증폭기(Sample-and-Hold Amplifier. SHA)는 기존의 회로 보다 향상된 정확도를 가지며, 1.7 V의 전원 전압, 200 MHz의 샘플링 클럭, 500 MHz의 정현파 입력에서 SHA의 출력을 FFT(Fast Fourier Transform) 분석한 결과 7.2 비트의 유효 비트 수(effective number of bits)를 나타내었다. 또한 병합 캐패시터 스위칭 (Merged-Capacitor Switching:MCS) 기법을 사용하여 기존의 A/D 변환기에 사용되는 캐패시터의 숫자를 50 % 줄임으로써 샘플링 속도를 높임과 동시에 면적을 최소화하였다. 제안하는 40 변환기는 0.18 um n-well single-poly quad-metal CMOS 공정을 사용하여 모의 실험 되었으며, 1.7 V 전원 전압, 200 MHz의 샘플링 클럭에서 73 mW의 전력을 소모한다.

This work describes an 8b 200 MHz 0.18 urn CMOS analog-to-digital converter (ADC) based on a pipelined architecture for flat panel display applications. The proposed ABC employs an improved bootstrapping technique to obtain wider input bandwidth than the sampling tate of 200 MHz. The bootstrapuing technique improves the accuracy of the input sample-and-hold amplifier (SHA) and the fast fourier transform (FFT) analysis of the SHA outputs shows the 7.2 effective number of bits with an input sinusoidal wave frequency of 500 MHz and the sampling clock of 200 MHz at a 1.7 V supply voltage. Merged-capacitor switching (MCS) technique increases the sampling rate of the ADC by reducing the number of capacitors required in conventional ADC's by 50 % and minimizes chip area simultaneously. The simulated ADC in a 0.18 um n-well single-poly quad-metal CMOS technology shows an 8b resolution and a 73 mW power dissipation at a 200 MHz sampling clock and a 1.7 V supply voltage.

키워드

참고문헌

  1. H. Marie and P. Belin, 'R, G, B Acquisition Interface with Line-Locked Clock Generator for Flat Panel Display,' IEEE J. Soild-State Circuits, vol. 33, no. 7, pp. 1009-1023, July 1998 https://doi.org/10.1109/4.701244
  2. M. Sugawara, H. Yoshida, M. Mitsuishi, S. Nakamura, S. Nakaigawa, and H. Suzuki, 'A 2.5V 100MS/s 8bit ADC Using Pre-Linearization Input Buffer and Level up DAC/Subtracter,' in Symp. VLSI Circuits Dig. Tech. Papers, June 1998, pp. 170-173
  3. C. W. Moreland, 'An 8b 150MSample/s Serial ADC,' in ISSCC Dig. Tech. Papers, Feb. 1995, 272-273 https://doi.org/10.1109/ISSCC.1995.535552
  4. Y. Nejime, M. Hotta, and U. Seiichi, 'An 8-bit ADC with Over-Nyquist Input at 300-MS/s Conversion Rate,' IEEE J. Solid-State Circuits, vol. 26, no. 9, pp. 1302-1308, Spet. 1991 https://doi.org/10.1109/4.84948
  5. J. Valburg and R. J. Plassche, 'An 8-b 650-MHz Folding ADC,' IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1662-1666, Dec. 1992 https://doi.org/10.1109/4.173091
  6. R. C. Taft and M. R. Tursi, 'A 100-MSPS 8-b CMOS Subranging ADC with Sustained Parametric Performance from 3.8 V down to 2.2 V,' in Proc. CICC, May 2000, pp. 253-256
  7. M. J. Choe and B. S. Song, 'An 8b 100M Sample/s CMOS Pipelined Folding ADC,' in Symp. VLSI Circuits Dig. Tech. Papers, May 1999, pp. 81-82
  8. Y. T. Wang and B. Razavi, 'An 8-bit 150-MHz CMOS A/D Converter,' IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 308-317, Mar. 2000 https://doi.org/10.1109/4.826812
  9. H. Hasegawa, M. Yotsuyanagi, M. Yamaguchi, and K. Sone, 'A 1.5V Video-Speed Current-Mode Current-Tree A/D Converter,' in Symp. VLSI Circuits Dig. Tech. Papers, May 1994, pp. 17-18
  10. Y. Nishida, D. Sone, K. Amano, S. Matsuba, and A. Yukawa, 'An 8-bit 200MS/s 500mW BiCMOS ADC,' in Proc. CICC, May 1995, pp. 10.4.1-10.4.4
  11. M. P. Flynn and D. J. Allstot, 'CMOS Folding ADCs with Current-Mode Interpolation,' in ISSCC Dig. Tech. Papers, Feb. 1995, pp. 274-275 https://doi.org/10.1109/ISSCC.1995.535553
  12. K. Nagaraj, H. S. Fetterman, J. Anidjar, S. H. Lewis, and R. G. Renninger, 'A 250-mW, 8-b, 52-MSamples/s Parallel-Pipelined A/D Converter with Reduced Number of Amplifiers,' IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 312-320, Mar. 1997 https://doi.org/10.1109/4.557628
  13. Y. D. Jeon, S. C. Lee, S. M. Yoo, and S. H. Lee, 'Acquisition-Time Minimization and Merged-Capacitor Switching Techniques for Sampling-Rate and Resolution Improvement of CMOS ADCs,' in ISCAS, May 2000, pp. 451-454 https://doi.org/10.1109/ISCAS.2000.856094
  14. A. M. Abo and P. R. Gray, 'A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipelined Analog-to-Digital Converter,' IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999 https://doi.org/10.1109/4.760369
  15. L. Singer, S .Ho, M. Timko, and D. Kelly, 'A 12b 65MSample/s CMOS ADC with 82dB SFDR at 120MHz,' in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 38-39 https://doi.org/10.1109/ISSCC.2000.839681
  16. T. L. Brooks, D. H. Robertson, D. F. Kelly, A. D. Muro, and S. W. Harston, 'A Cascaded Sigma-Delta Pipelined A/D Converter with 1.25MHz Signal Bandwidth and 89 dB SNR,' IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1896-1906, Dec. 1997 https://doi.org/10.1109/4.643648