An 8b 200 MHz 0.18 um CMOS ADC with 500 MHz Input Bandwidth
![]() |
조영재
(서강대학교 전자공학과)
배우진 (서강대학교 전자공학과) 박희원 (서강대학교 전자공학과) 김세원 (서강대학교 전자공학과) 이승훈 (서강대학교 전자공학과) |
1 | H. Hasegawa, M. Yotsuyanagi, M. Yamaguchi, and K. Sone, 'A 1.5V Video-Speed Current-Mode Current-Tree A/D Converter,' in Symp. VLSI Circuits Dig. Tech. Papers, May 1994, pp. 17-18 |
2 | Y. Nishida, D. Sone, K. Amano, S. Matsuba, and A. Yukawa, 'An 8-bit 200MS/s 500mW BiCMOS ADC,' in Proc. CICC, May 1995, pp. 10.4.1-10.4.4 |
3 | Y. D. Jeon, S. C. Lee, S. M. Yoo, and S. H. Lee, 'Acquisition-Time Minimization and Merged-Capacitor Switching Techniques for Sampling-Rate and Resolution Improvement of CMOS ADCs,' in ISCAS, May 2000, pp. 451-454 DOI |
4 | M. P. Flynn and D. J. Allstot, 'CMOS Folding ADCs with Current-Mode Interpolation,' in ISSCC Dig. Tech. Papers, Feb. 1995, pp. 274-275 DOI |
5 | K. Nagaraj, H. S. Fetterman, J. Anidjar, S. H. Lewis, and R. G. Renninger, 'A 250-mW, 8-b, 52-MSamples/s Parallel-Pipelined A/D Converter with Reduced Number of Amplifiers,' IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 312-320, Mar. 1997 DOI ScienceOn |
6 | A. M. Abo and P. R. Gray, 'A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipelined Analog-to-Digital Converter,' IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999 DOI ScienceOn |
7 | M. Sugawara, H. Yoshida, M. Mitsuishi, S. Nakamura, S. Nakaigawa, and H. Suzuki, 'A 2.5V 100MS/s 8bit ADC Using Pre-Linearization Input Buffer and Level up DAC/Subtracter,' in Symp. VLSI Circuits Dig. Tech. Papers, June 1998, pp. 170-173 |
8 | L. Singer, S .Ho, M. Timko, and D. Kelly, 'A 12b 65MSample/s CMOS ADC with 82dB SFDR at 120MHz,' in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 38-39 DOI |
9 | T. L. Brooks, D. H. Robertson, D. F. Kelly, A. D. Muro, and S. W. Harston, 'A Cascaded Sigma-Delta Pipelined A/D Converter with 1.25MHz Signal Bandwidth and 89 dB SNR,' IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1896-1906, Dec. 1997 DOI ScienceOn |
10 | H. Marie and P. Belin, 'R, G, B Acquisition Interface with Line-Locked Clock Generator for Flat Panel Display,' IEEE J. Soild-State Circuits, vol. 33, no. 7, pp. 1009-1023, July 1998 DOI ScienceOn |
11 | C. W. Moreland, 'An 8b 150MSample/s Serial ADC,' in ISSCC Dig. Tech. Papers, Feb. 1995, 272-273 DOI |
12 | Y. Nejime, M. Hotta, and U. Seiichi, 'An 8-bit ADC with Over-Nyquist Input at 300-MS/s Conversion Rate,' IEEE J. Solid-State Circuits, vol. 26, no. 9, pp. 1302-1308, Spet. 1991 DOI ScienceOn |
13 | Y. T. Wang and B. Razavi, 'An 8-bit 150-MHz CMOS A/D Converter,' IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 308-317, Mar. 2000 DOI ScienceOn |
14 | R. C. Taft and M. R. Tursi, 'A 100-MSPS 8-b CMOS Subranging ADC with Sustained Parametric Performance from 3.8 V down to 2.2 V,' in Proc. CICC, May 2000, pp. 253-256 |
15 | M. J. Choe and B. S. Song, 'An 8b 100M Sample/s CMOS Pipelined Folding ADC,' in Symp. VLSI Circuits Dig. Tech. Papers, May 1999, pp. 81-82 |
16 | J. Valburg and R. J. Plassche, 'An 8-b 650-MHz Folding ADC,' IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1662-1666, Dec. 1992 DOI ScienceOn |
![]() |