• Title/Summary/Keyword: Reset

Search Result 535, Processing Time 0.024 seconds

Automatic Recovery and Reset Algorithms for System Controller Errors

  • Lee, Yon-Sik
    • Journal of the Korea Society of Computer and Information
    • /
    • v.25 no.3
    • /
    • pp.89-96
    • /
    • 2020
  • Solar lamp systems may not operate normally in the event of some system or controller failure due to internal or external factors, in which case secondary problems occur, which may cost the system recovery. Thus, when these errors occur, a technology is needed to recover to the state it was in before the failure occurred and to enable re-execution. This paper designs and implements a system that can recover the state of the system to the state prior to the time of the error by using the Watchdog Timer within the controller if a software error has occurred inside the system, and it also proposes a technology to reset and re-execution the system through a separate reset circuit in the event of hardware failure. The proposed system provides stable operation, maintenance cost reduction and reliability of the solar lamp system by enabling the system to operate semi-permanently without external support by utilizing the automatic recovery and automatic reset function for errors that occur in the operation of the solar lamp system. In addition, it can be applied to maintain the system's constancy by utilizing the self-operation, diagnosis and recovery functions required in various high reliability applications.

Effects of Accelerometer Signal Processing Errors on Inertial Navigation Systems (가속도계 신호 처리 오차의 관성항법장치 영향 분석)

  • Sung, Chang-Ky;Lee, Tae-Gyoo;Lee, Jung-Shin;Park, Jai-Yong
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.9 no.4
    • /
    • pp.71-80
    • /
    • 2006
  • Strapdown Inertial navigation systems consist of an inertial sensor assembly(ISA), electronic modules to process sensor data, and a navigation computer to calculate attitude, velocity and position. In the ISA, most gryoscopes such as RLGs and FOGs, have digital output, but typical accelerometers use current as an analog output. For a high precision inertial navigation system, sufficient stability and resolution of the accelerometer board converting the analog accelerometer output into digital data needs to be guaranteed. To achieve this precision, the asymmetric error and A/D reset scale error of the accelerometer board must be properly compensated. If the relation between the acceleration error and the errors of boards are exactly known, the compensation and estimation techniques for the errors may be well developed. However, the A/D Reset scale error consists of a pulse-train type term with a period inversely proportional to an input acceleration additional to a proportional term, which makes it difficult to estimate. In this paper, the effects on the acceleration output for auto-pilot situations and the effects of A/D reset scale errors during horizontal alignment are qualitatively analyzed. The result can be applied to the development of the real-time compensation technique for A/D reset scale error and the derivation of the design parameters for accelerometer board.

Measurement of Wall Voltage in Reset Discharge of AC PDP

  • Park, K.D.;Jung, Y.;Ryu, C.G.;Choi, J.H.;Kim, S.B.;Cho, T.S.;Oh, P.Y.;Jeon, S.H.;Choi, E.H.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2003.07a
    • /
    • pp.722-725
    • /
    • 2003
  • In AC plasma display, it is very important to quantify the wall voltage induced by the wall charge accumulated on the dielectric surface. If we know the quantities of the wall voltage in each period of every sequence; reset period, address period and sustain period, then it helps us to design the optimal driving waveform for high efficiency plasma display. We develop a new method to measure the wall voltage with VDS (Versatile Driving Simulator) system. From this method the wall voltage induced by a wall charge profiles just after the reset discharge of every cells in plasma display panel can be investigated and analyzed successfully. It is noted that the wall voltage profiles are influenced by the space charge and then they are stabilized as time goes by. It is also noted that both the remaining wall charge at the previous sequence and space charges contribute to wall voltage quantities just after the reset discharge. It is noted that the wall charges contribute dominantly after a few hundreds microseconds, while the space charges have been decayed within 100 ${\mu}s$ just after the reset discharge.

  • PDF

Actual Energy Consumption Analysis on Temperature Control Strategies (Set-point Control, Outdoor Temperature Reset Control and Outdoor Temperature Predictive Control) of Secondary Side Hot Water of District Heating System (지역난방 2차측 공급수 온도 제어방안(설정온도 제어, 외기온 보상제어, 외기온 예측제어)에 따른 에너지사용량 실증 비교)

  • Cho, Sung-Hwan;Hong, Seong-Ki;Lee, Sang-Jun
    • Korean Journal of Air-Conditioning and Refrigeration Engineering
    • /
    • v.27 no.3
    • /
    • pp.137-145
    • /
    • 2015
  • In this study, the actual energy consumption of the secondary side of District Heating System (DHS) with different hot water supply temperature control methods are compared. Three methods are Set-point Control, Outdoor Temperature Reset Control and Outdoor Temperature Prediction Control. While Outdoor Temperature Reset Control has been widely used for energy savings of the secondary side of the system, the results show that Outdoor Temperature Prediction Control method saves more energy. In general, Outdoor Temperature Prediction Control method lowers the supply temperature of hot water, and it reduces standby losses and increases overall heat transfer value of heated spaces due to more flow into the space. During actual energy consumption monitoring, Outdoor Temperature Prediction Control method saves about 7.1% in comparison to Outdoor Temperature Reset Control method and about 15.7% in comparison to Set-point Control method. Also, it is found that at when partial load condition, such as daytime, the fluctuation of hot water supply temperature with Set-point Control is more severe than Outdoor Temperature Prediction Control. Therefore, it proves that Outdoor Temperature Prediction Control is more stable even at the partial load conditions.

Single-stage Power Factor Corrected AC-to-DC Converter for sustain/reset Driving Power Supply of PDP TV (PDP TV의 sustain/reset 구동전원 공급을 위한 1단방식의 역률보상형 AC-to-DC 컨버터)

  • Kang, Feel-Soon;Park, Jin-Hyun
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.12 no.2
    • /
    • pp.282-289
    • /
    • 2008
  • To improve the efficiency of PDP TV, it should minimize the power losses transpired during AC-to-DC power conversion and PDP driving process. Generally the input power supply for PDP driving employes a two-stage power factor corrected converter, and it needs additional DC-to-DC converters to supply driving power for reset circuit ed sustain driver, which has high power consumption. However, such a circuit configuration has a difficulty for the PDP market requires low cost. To alleviate this problem, a new circuit composition is presented. It integrates input power supply with reset and sustain driver in a single power stack The input power supply of the proposed circuit has a single-stage structure to minimize power conversion loss, and it directly supplies power to the sustain driver so as to reduce the system size and cost.

Electro-Thermal Characteristics of Hole-type Phase Change Memory (Hole 구조 상변화 메모리의 전기 및 열 특성)

  • Choi, Hong-Kyw;Jang, Nak-Won;Kim, Hong-Seung;Lee, Seong-Hwan;Yi, Dong-Young
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.33 no.1
    • /
    • pp.131-137
    • /
    • 2009
  • In this paper, we have manufactured hole type PRAM unit cell using phase change material $Ge_2Sb_2Te_5$. The phase change material $Ge_2Sb_2Te_5$ was deposited on hole of 500 nm size using sputtering method. Reset current of PRAM unit cell was confirmed by measuring R-V characteristic curve. Reset current of manufactured hole type PRAM unit cell is 15 mA, 100 ns. And electro and thermal characteristics of hole type PRAM unit cell were analyzed by 3-D finite element analysis. From simulation temperature of PRAM unit cell was $705^{\circ}C$.

Static anti-reset windup method for saturating control systems with multiple controllers and multiloop configuration (다중 제어기 및 다중 루우프로 구성된 포화 제어 시스템의 정적 리셋 와인드엎 방지 방법)

  • Park, Jong-Koo;Choi, Chong-Ho
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.2 no.4
    • /
    • pp.248-256
    • /
    • 1996
  • This paper presents an anti-reset windup (ARW) compensation method for saturating control systems with multiple controllers and/or multiloop configuration. The proposed ARW method is motivated by the concept of equilibrium point. The design parameters of the ARW scheme is derive explicitly by minimizing a reasonable performance index. In the event of saturation, the resulting dynamics of the compensated controller reflects the dynamics of the linear closed-loop system. The proposed method guarantees the total stability o fthe resulting control systems under a certain condition. An illustrative example is given to show the effectiveness of the proposed method. The paper is an extension of the results in Park and Choi[10].

  • PDF

Electrical characteristic of Phase-change Random Access Memory with improved bottom electrode structure (하부전극 구조 개선에 의한 상변화 메모리의 전기적 특성)

  • Kim, Hyun-Koo;Choi, Hyuk;Cho, Won-Ju;Chung, Hong-Bay
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2006.11a
    • /
    • pp.69-70
    • /
    • 2006
  • A detailed Investigation of cell structure and electrical characteristic in chalcogenide-based phase-change random access memory(PRAM) devices is presented. We used compound of Ge-Sb-Te material for phase-change cell. A novel bottom electrode structure and manufacture are described. We used heat radiator structure for improved reset characteristic. A resistance change measurement is performed on the test chip. From the resistance change, we could observe faster reset characteristic.

  • PDF

Anti-Reset windup basd compensation method for state constrained control systems (리셋 와인드엎 방지법에 기초한 상태 제한이 존재하는 제어 시스템의 보상 방법)

  • Park, Jong-Koo
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.5 no.5
    • /
    • pp.511-520
    • /
    • 1999
  • An anti-reset windup (ARW) based compensation method for state constrained control systems is studied. First, a linear controller is constructed to give a desirable nominal performance ignoring state-constraints of a plant. Then, an additional compensator is introduced to provide smooth performance degradation under state-constraints of the plant. This paper focuses on the effective design method of the additional compensator. By minimizing a reasonable performance index, the proposed compensator is expressed in terms of theplant and ocntroller parameters. The resulting dynamics of the compensated controller exhibits the dominant part of the linear closed-loop system which can be seen from the singular perturbation model reducton theory. THe proposed method guarantees total stability of overall resulting systems if linear controllers were constructed to meet certain condition.

  • PDF

A Reset-Free Anti-Harmonic Programmable MDLL-Based Frequency Multiplier

  • Park, Geontae;Kim, Hyungtak;Kim, Jongsun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.13 no.5
    • /
    • pp.459-464
    • /
    • 2013
  • A reset-free anti-harmonic programmable multiplying delay-locked loop (MDLL) that provides flexible integer clock multiplication for high performance clocking applications is presented. The proposed MDLL removes harmonic locking problems by utilizing a simple harmonic lock detector and control logic, which allows this MDLL to change the input clock frequency and multiplication factor during operation without the use of start-up circuitry and external reset. A programmable voltage controlled delay line (VCDL) is utilized to achieve a wide operating frequency range from 80 MHz to 1.2 GHz with a multiplication factor of 4, 5, 8, 10, 16 and 20. This MDLL achieves a measured peak-to-peak jitter of 20 ps at 1.2 GHz.