• 제목/요약/키워드: R-package

검색결과 543건 처리시간 0.028초

Antifuse Circuits and Their Applicatoins to Post-Package of DRAMs

  • Wee, Jae-Kyung;Kook, Jeong-Hoon;Kim, Se-Jun;Hong, Sang-Hoon;Ahn, Jin-Hong
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제1권4호
    • /
    • pp.216-231
    • /
    • 2001
  • Several methods for improving device yields and characteristics have been studied by IC manufacturers, as the options for programming components become diversified through the introduction of novel processes. Especially, the sequential repair steps on wafer level and package level are essentially required in DRAMs to improve the yield. Several repair methods for DRAMs are reviewed in this paper. They include the optical methods (laser-fuse, laser-antifuse) and the electrical methods (electrical-fuse, ONO-antifuse). Theses methods can also be categorized into the wafer-level(on wafer) and the package-level(post-package) repair methods. Although the wafer-level laser-fuse repair method is the most widely used up to now, the package-level antifuse repair method is becoming an essential auxiliary technique for its advantage in terms of cost and design efficiency. The advantages of the package-level antifuse method are discussed in this paper with the measured data of manufactured devices. With devices based on several processes, it was verified that the antifuse repair method can improve the net yield by more than 2%~3%. Finally, as an illustration of the usefulness of the package-level antifuse repair method, the repair method was applied to the replica delay circuit of DLL to get the decrease of clock skew from 55ps to 9ps.

  • PDF

와이어 본더에서의 초저 루프 기술 (The Low Height Looping Technology for Multi-chip Package in Wire Bonder)

  • 곽병길;박영민;국성준
    • 반도체디스플레이기술학회지
    • /
    • 제6권1호
    • /
    • pp.17-22
    • /
    • 2007
  • Recent new packages such as MCP(Multi-Chip Package), QDP(Quadratic Die Package) and DDP(Dual Die Package) have stack type configuration. This kind of multi-layer package is thicker than single layer package. So there is need for the low height looping technology in wirebonder to make these packages thinner. There is stiff zone above ball in wirebonder wire which is called HAZ(Heat Affect Zone). When making low height loop (below $80\;{\mu}m$) with traditional forward loop, stiff wire in HAZ(Heat Affected Zone) above ball is bended and weakened. So the traditional forward looping method cannot be applied to low height loop. SSB(stand-off stitch) wire bonding method was applied to many packages which require very low loops. The drawback of SSB method is making frequent errors at making ball, neck damage above ball on lead and the weakness of ball bonding on lead. The alternative looping method is BNL(ball neckless) looping technology which is already applied to some package(DDP, QDP). The advantage of this method is faster in bonding process and making little errors in wire bonding compared with SSB method. This paper presents the result of BNL looping technology applied in assembly house and several issues related to low loop height consistence and BNL zone weakness.

  • PDF

Joule열이 Sn-3.5Ag 플립칩 솔더범프의 Electromigration 거동에 미치는 영향 (Effect of Joule Heating on Electromigration Characteristics of Sn-3.5Ag Flip Chip Solder Bump)

  • 이장희;양승택;서민석;정관호;변광유;박영배
    • 한국재료학회지
    • /
    • 제17권2호
    • /
    • pp.91-95
    • /
    • 2007
  • Electromigration characteristics of Sn-3.5Ag flip chip solder bump were analyzed using flip chip packages which consisted of Si chip substrate and electroplated Cu under bump metallurgy. Electromigration test temperatures and current densities peformed were $140{\sim}175^{\circ}C\;and\;6{\sim}9{\times}10^4A/cm^2$ respectively. Mean time to failure of solder bump decreased as the temperature and current density increased. The activation energy and current density exponent were found to be 1.63 eV and 4.6, respectively. The activation energy and current density exponent have very high value because of high Joule heating. Evolution of Cu-Sn intermetallic compound was also investigated with respect to current density conditions.

플립칩 Sn-3.5Ag 솔더범프의 Electromigration과 Thermomigration 특성 (Electromigration and Thermomigration Characteristics in Flip Chip Sn-3.5Ag Solder Bump)

  • 이장희;임기태;양승택;서민석;정관호;변광유;박영배
    • 대한금속재료학회지
    • /
    • 제46권5호
    • /
    • pp.310-314
    • /
    • 2008
  • Electromigration test of flip chip solder bump is performed at $140^{\circ}C$ C and $4.6{\times}10^4A/cm^2$ conditions in order to compare electromigration with thermomigration behaviors by using electroplated Sn-3.5Ag solder bump with Cu under-bump-metallurgy. As a result of measuring resistance with stressing time, failure mechanism of solder bump was evaluated to have four steps by the fail time. Discrete steps of resistance change during electromigration test are directly compared with microstructural evolution of cross-sectioned solder bump at each step. Thermal gradient in solder bump is very high and the contribution of thermomigration to atomic flux is comparable with pure electromigration effect.

TSOP(Thin Small Outline Package) 열변형 개선을 위한 전산모사 분석 (Numerical Analysis for Thermal-deformation Improvement in TSOP(Thin Small Outline Package) by Anti-deflection Adhesives)

  • 김상우;이해중;이효수
    • 마이크로전자및패키징학회지
    • /
    • 제20권3호
    • /
    • pp.31-35
    • /
    • 2013
  • TSOP(Thin Small Outline Package)는 가전제품, 자동차, 모바일, 데스크톱 PC등을 위한 저렴한 비용의 패키지로, 리드 프레임을 사용하는 IC패키지이다. TSOP는 BGA와 flip-chip CSP에 비해 우수한 성능은 아니지만, 저렴한 가격 때문에 많은 분야에 널리 사용되고 있습니다. 그러나, TSOP 패키지에서 몰딩공정 할 때 리드프레임의 열적 처짐 현상이 빈번하게 일어나고, 반도체 다이와 패드 사이의 Au 와이어 떨어짐 현상이 이슈가 되고 있다. 이러한 문제점을 해결하기 위해서는 리드프레임의 구조를 개선하고 낮은 CTE를 갖는 재료로 대체해야 한다. 본 연구에서는 열적 안정성을 갖도록 리드프레임 구조 개선을 위해 수치해석적 방법으로 진행하였다. TSOP 패키지에서 리드프레임의 열적 처짐은 반도체와 다이 사이의 거리(198 um~366 um)에서 안티-디플렉션의 위치에 따라 시뮬레이션을 진행하였다. 안티-디플렉션으로 TSOP 패키지의 열적 처짐은 확실히 개선되는 것을 확인 했다. 안티-디플렉션의 위치가 inside(198 um)일 때 30.738 um 처짐을 보였다. 이러한 결과는 리드프레임의 열적 팽창을 제한하는데 안티-디플렉션이 기여하고 있기 때문이다. 그러므로 리드프레임 패키지에 안티-디플렉션을 적용하게 되면 낮은 CTE를 갖는 재료로 대체하지 않아도 열적 처짐을 향상시킬 수 있음을 기대할 수 있다.

Development of an Ultra-Slim System in Package (SiP)

  • Gao, Shan;Hong, Ju-Pyo;Kim, Jin-Su;Yoo, Do-Jae;Jeong, Tae-Sung;Choi, Seog-Moon;Yi, Sung
    • 마이크로전자및패키징학회지
    • /
    • 제15권1호
    • /
    • pp.7-18
    • /
    • 2008
  • This paper reviews the current development of an ultra-slim SiP for Radio Frequency (RF) application, in which three flip chips, additional passive components and Surface Acoustic Wave (SAW) filters are integrated side-by-side. A systematic investigation is carried out for the design optimization, process and reliability improvement of the package, which comprises several aspects: a design study based on the 3D thermo-mechanical finite element analysis of the packaging, the determination of stress, warpage distribution, critical failure zones, and the figuration of the effects of material properties, process conditions on the reliability of package. The optimized material sets for manufacturing process were determined which can reduce the number of testing samples from 75 to 2. In addition the molded underfilling (MUF) process is proposed which not only saves one manufacturing process, but also improves the thermo-mechanical performance of the package compared with conventional epoxy underfilling process. In the end, JEDEC's moisture sensitivity test, thermal cycle test and pressure cooker tests have also been carried out for reliability evaluation. The test results show that the optimized ultra-slim SiP has a good reliability performance.

  • PDF

Development of a Multimedia Package on Operation and Maintenance of Air Brake System for Indian Railways - A Case Study

  • Lalla, G.T.;Mehra, Chanchal
    • 한국멀티미디어학회논문지
    • /
    • 제6권4호
    • /
    • pp.668-675
    • /
    • 2003
  • Now a days many industries and bigger organisation (Indian Railways, Bharat Heavy Electricals Ltd.) are facing difficulties in implementing the new technology because of non-availability of fully trained staff. Also for the employed technical and other staff lot of resistance management has to face to get them trained for adoption of new technology. There are also very less organisations who can design effective training programmes and at the same time develop course material specially multimedia packages and computer base training (CBT) which can satisfy the need of different target groups of industries. Indian Railways was also facing similar situation while implementing the Air Brake System technology In Indian Railways. TTTI Bhopal took that challenge and designed, developed and trained Indian Railways trainer for implementation of the package on different target group. The present paper offers a case study on the same.

  • PDF

Integrated Management of the Pink Mealybug, Maconellicoccus hirsutus (Green) (Hemiptera : Pseudococcidae) Causing ′Tukra′in Mulberry

  • Katiyar, R.L.;Manjunath, D.;Kumar, Vineet;Datta, R.K.
    • International Journal of Industrial Entomology and Biomaterials
    • /
    • 제3권2호
    • /
    • pp.117-120
    • /
    • 2001
  • In India, mulberry (Morus spp.), the sole food plant of the silkworm, Bombyx mori (Linn.), is prone to infestation by the pink mealybug, Maconellicoccus hirsutus (Green). Infestation by this pest causes apical shoot malformation, popularly known as 'tukra'. Occurrence of tukra causes an appreciable reduction in leaf yield and quality, leading to low silkworm cocoon productivity. For management of M. hirsutus (Tukra), an IPM package comprising mechanical, chemical and biological measures was demonstrated in the mulberry gardens of five Government Silk Farms in Mysore District (Karnataka, India) during 1995-96. A suppression of 76.0% in tukra incidence and 90.19% in mealybug population was recorded by employ the IPM package which led to an estimated 4,000 kg recovery in leaf yield/ha/year. The impact of IPM package in the management of M. hirsutus, the role of biocontrol agent (Cryptolaemus montrouzieri Muls.) in pest suppression and the cost-benefit analysis of the IPM package are discussed.

  • PDF