• Title/Summary/Keyword: Polycrystalline Solid

Search Result 93, Processing Time 0.026 seconds

A Superior Description of AC Behavior in Polycrystalline Solid Electrolytes with Current-Constriction Effects

  • Lee, Jong-Sook
    • Journal of the Korean Ceramic Society
    • /
    • v.53 no.2
    • /
    • pp.150-161
    • /
    • 2016
  • The conventional brick-layer model is not satisfactory either in theory or in practice for the description of dispersive responses of polycrystalline solid electrolytes with current-constriction effects at the grain boundaries. Parallel networks of complex dielectric functions have been shown to successfully describe the AC responses of polycrystalline sodium conductors over a wide temperature and frequency range using only around ten model parameters of well-defined physical significance. The approach can be generally applied to many solid electrolyte systems. The present work illustrates the approach by simulation. Problems of bricklayer model analysis are demonstrated by fitting analysis of the simulated data under experimental conditions.

Behavior of Solid Phase Crystallization of Amorphous Silicon Films at High Temperatures according to Raman Spectroscopy (라만 분석을 통한 비정질 실리콘 박막의 고온 고상 결정화 거동)

  • Hong, Won-Eui;Ro, Jae-Sang
    • Journal of the Korean institute of surface engineering
    • /
    • v.43 no.1
    • /
    • pp.7-11
    • /
    • 2010
  • Solid phase crystallization (SPC) is a simple method in producing a polycrystalline phase by annealing amorphous silicon (a-Si) in a furnace environment. Main motivation of the crystallization technique is to fabricate low temperature polycrystalline silicon thin film transistors (LTPS-TFTs) on a thermally susceptible glass substrate. Studies on SPC have been naturally focused to the low temperature regime. Recently, fabrication of polycrystalline silicon (poly-Si) TFT circuits from a high temperature polycrystalline silicon process on steel foil substrates was reported. Solid phase crystallization of a-Si films proceeds by nucleation and growth. After nucleation polycrystalline phase is propagated via twin mediated growth mechanism. Elliptically shaped grains, therefore, contain intra-granular defects such as micro-twins. Both the intra-granular and the inter-granular defects reflect the crystallinity of SPC poly-Si. Crystallinity and SPC kinetics of high temperatures were compared to those of low temperatures using Raman analysis newly proposed in this study.

Phosphorus doping in silicon thin films using a two - zone diffusion method

  • Hwang, M.W.;Um, M.Y.;Kim, Y.H.;Lee, S.K.;Kim, H.J.;Park, W.Y.
    • Journal of Korean Vacuum Science & Technology
    • /
    • v.4 no.3
    • /
    • pp.73-77
    • /
    • 2000
  • Single crystal and polycrystalline Si thin films were doped with phosphorus by a 2-zone diffusion method to develop the low-resistivity polycrystalline Si electrode for a hemispherical grain. Solid phosphorus source was used in order to achieve uniformly and highly doped surface region of polycrystalline Si films having rough surface morphology. In case of 2-zone diffusion method, it is proved that the heavy doping near the surface area can be achieved even at a relatively low temperature. SIMS analysis revealed that phosphorus doping concentration in case of using solid P as a doping source was about 50 times as that of phosphine source at 750$^{\circ}C$. Also, ASR analysis revealed that the carrier concentration was about 50 times as that of phosphine. In order to evaluate the electrical characteristics of doped polycrystalline Si films for semiconductor devices, MOS capacitors were fabricated to measure capacitance of polycrystalline Si films. In ${\pm}$2 V measuring condition, Si films, doped with solid source, have 8% higher $C_{min}$ than that of unadditional doped Si films and 3% higher $C_{min}$ than that of Si films doped with $PH_3$ source. The leakage current of these films was a few fA/${\mu}m^2$. As a result, a 2-zone diffusion method is suggested as an effective method to achieve highly doped polycrystalline Si films even at low temperature.

  • PDF

Analysis of elastic-plastic large deformation for polycrystalline solids (다결정체의 탄소성 대변형해석)

  • Kim, Young-Suk;Kim, Jung-Suk
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.21 no.8
    • /
    • pp.1291-1297
    • /
    • 1997
  • Elastic-plastic finite element(FE) simulation was performed for polycrystalline solids subjected to plane strain tensile loading. Using Asaro's double slip crystal plasticity model, the polycrystalline solids were modeled by assigning different initial slip directions to each grain. From the FE calculations, the microscopic deformation characteristics of polycrystalline solids were analyzed. Moreover, the effect of grain size and grain boundaries on the deformation characteristics were clarified.

Grain Size Dependence of Ionic Conductivity of Polycrystalline Doped Ceria

  • Hong, Seong-Jae
    • The Korean Journal of Ceramics
    • /
    • v.4 no.2
    • /
    • pp.122-127
    • /
    • 1998
  • Conductivities of polycrystalline ceria doped with several rare earth oxides were measured by AC admittance and DC four probe method. The conductions were separated into grain and grain boundary contributions using the complex admittance technique as well as grain size dependence of conductivity. The grain size dependence of polycrystalline conductivity, which can be adequately described by the so-called brick layer model, appears to give a more reliable measure of the grain conductivity compared to the complex admittance method. Polycrystalline resistivity(1/conductivity) increases linearly with the reciprocal of grain size. The intercept of resistivity vs. inverse grain size plot gives a measure of the grain resistivity and the slope gives a measure of the grain boundary resistivity. It was also noted that errors involved in the analysis of experimental data may be different between the complex admittance method and the impedance method. A greater resolution of the spectra was found in the complex admittance method, insofar as the present work is concerned, suggesting that the commonly used equivalent circuit may require re-evaluation.

  • PDF

The Analysis of Transfer and Output characteristics by Stress in Polycrystalline Silicon Thin Film Transistor (다결정 실리콘 박막 트랜지스터에서 스트레스에 의한 출력과 전달특성 분석)

  • 정은식;안점영;이용재
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.145-148
    • /
    • 2001
  • In this paper, polycrystalline silicon thin film transistor using by Solid Phase Crystallization(SPC) were fabricated, and these devices were measured and analyzed the electrical output and transfer characteristics along to DC voltage stress. The transfer characteristics of polycrystalline silicon thin film transistor depended on drain and gate voltages. Threshold voltage is high with long channel length and narrow channel width. And output characteristics of polycrystalline silicon thin film transistor flowed abruptly much higher drain current. The devices induced electrical stress are decreased drain current. At last, field effect mobility is the faster as channel length is high and channel width is narrow.

  • PDF

Degradation of Polycrystalline Silicon Thin Film Transistor by Inducing Stress (스트레스 인가에 의한 다결정 실리콘 박막 트랜지스터의 열화 특성)

  • 백도현;이용재
    • Proceedings of the IEEK Conference
    • /
    • 2000.06b
    • /
    • pp.322-325
    • /
    • 2000
  • N-channel poly-Si TFT, Processed by Solid Phase Crystalline(SPC) on a glass substrate, has been investigated by measuring its electrical properties before and after electrical stressing. It is observed that the threshold voltage shift due to electrical stress varies with various stress conditions. Threshold voltages measured in 1.5$\mu\textrm{m}$ and 3$\mu\textrm{m}$ poly-Si TFTs are 3.3V, 3.V respectively. With the threshold voltage shia the degradation of transconductance(G$\_$m/) and subthreshold swing(S) is also observed.

  • PDF

Progess in Fabrication Technologies of Polycrystalline Silicon Thin Film Transistors at Low Temperatures

  • Sameshima, T.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2004.08a
    • /
    • pp.129-134
    • /
    • 2004
  • The development of fabrication processes of polycrystalline-silicon-thin-film transistors (poly-Si TFTs) at low temperatures is reviewed. Rapid crystallization through laser-induced melt-regrowth has an advantage of formation of crystalline silicon films at a low thermal budget. Solid phase crystallization techniques have also been improved for low temperature processing. Passivation of $SiO_2$/Si interface and grain boundaries is important to achieve high carrier transport properties. Oxygen plasma and $H_2O$ vapor heat treatments are proposed for effective reduction of the density of defect states. TFTs with high performance is reported.

  • PDF

Evaluation of Effect of Plastic Gradient on the Behavior of Single Grain inside Polycrystalline Solids (소성 구배의 영향을 고려한 다결정 고체 내부의 결정 거동 분석)

  • Chung, Sang-Yeop;Han, Tong-Seok
    • Journal of the Korean Society of Hazard Mitigation
    • /
    • v.11 no.2
    • /
    • pp.39-44
    • /
    • 2011
  • Plastic gradient from geometrically necessary dislocation(GND) can strongly affect micro-scale plastic behavior of polycrystalline solids. In this research, mechanical behavior of polycrystalline solid is investigated using the finite element method incorporating plastic gradient from GND effect. Gradient hardness coefficient and material length parameter are used to evaluate the effect of the plastic gradient on the behavior of materials. Sensitivity of the modeling parameters on the plastic gradient from GND is presented and effects of plastic gradient and material parameters on the behavior of single crystal inside a polycrystalline aggregate are investigated. It is confirmed that the plastic gradient from GND amplifies hardening response of polycrystals and affects single crystal behavior embedded in polycrystalline solids.