• Title/Summary/Keyword: Parasitics

Search Result 42, Processing Time 0.025 seconds

The Fabrication of On-chip Spiral Inductors Through 3-D Field Analysis (3-D Field 해석을 통한 온칩 나선형 인덕터 제작)

  • Lee, Han-Young;Lee, Woo-Cheol
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.56 no.11
    • /
    • pp.1967-1971
    • /
    • 2007
  • In this paper, we verified basic forms and equivalent circuits of spiral inductors and various kinds of parasitics of equivalent circuits by using HFSS and Nexxim program that were 3-D EM analysis tools, and fabrication on-chip spiral inductors using Hynix's 0.25um 1-poly and 5-metal CMOS process. Comparing with PGS(patterned ground shield) and NPGS(non patterned ground shield) of spiral inductors of 3.5 turn, 4.5 turn and 5.5 turn, etc, the application of PGS could improve maximum Q value by 8-12%.

Characterization of high performance CNT-based TSV for high-frequency RF applications

  • Kannan, Sukeshwar;Kim, Bruce;Gupta, Anurag;Noh, Seok-Ho;Li, Li
    • Advances in materials Research
    • /
    • v.1 no.1
    • /
    • pp.37-49
    • /
    • 2012
  • In this paper, we present modeling and characterization of CNT-based TSVs to be used in high-frequency RF applications. We have developed an integrated model of CNT-based TSVs by incorporating the quantum confinement effects of CNTs with the kinetic inductance phenomenon at high frequencies. Substrate parasitics have been appropriately modeled as a monolithic microwave capacitor with the resonant line technique using a two-polynomial equation. Different parametric variations in the model have been outlined as case studies. Furthermore, electrical performance and signal integrity analysis on different cases have been used to determine the optimized configuration for CNT-based TSVs for high frequency RF applications.

Surface-Mountable 10 Gbps Photoreceiver Module Using Inductive Compensation Method

  • Kim, Sung-Il;Hong, Seon-Eui;Lim, Jong-Won;Moon, Jong-Tae
    • ETRI Journal
    • /
    • v.26 no.1
    • /
    • pp.57-60
    • /
    • 2004
  • We propose an inductive compensation method for a surface-mountable 10 Gbps photoreceiver module. Since many typical 10 Gbps photoreceiver modules consist of a photodetector and low-noise pre-amplifier, the impedance mismatch between the photodetector and pre-amplifier, as well as package parasitics, may reduce the frequency bandwidth. In this paper, we inserted an inductive component between the photodetector and pre-amplifier in order to create frequency bandwidth expansion. From the measurement results, we have found that the proposed technique can increase the -3 dB bandwidth about 4.2 GHz wider compared with an uncompensated module. And, from a bit-error rate (BER) test, we observed -15.7 dB sensitivity at $10^{-12}$ BER. This inductive compensation can be implemented easily and is compatible with common manufacturing processes of photoreceiver modules.

  • PDF

Optimal Design of Boost Inductor using Planar Magnetics Component (Planar Magnetic 소자를 사용한 부스트 인덕터의 최적 설계)

  • Shin, Yong-Hee;Jang, Hai-Jin;Kim, Chang-Sun;Lee, Chul-Kyung;Youn, Dae-Young
    • Proceedings of the KIEE Conference
    • /
    • 2007.07a
    • /
    • pp.1106-1107
    • /
    • 2007
  • Planar magnetic based design technologies have been widely applied to power design for better cooling and ease of fabrication. The planar transformer and the planar inductor have a low profile characteristics compare to the conventional transformer which would be more cubical in volume. High frequency operation of magnetic components is a main key to achieve high power density of the power module. However, at a high frequency, the skin effect and the proximity effect have to be considered very significantly in magnetic design and also the parasitics in the converter cannot be ignored. This paper deals with the design and the experiment of planar integrated magnetic component. The optimal design for planar magnetics is summarized.

  • PDF

Broadband Microwave SPDT Switch Using CPW Impedance Transform Network (CPW 임피던스 변환회로를 이용한 광대역 마이크로파 SPDT 스위치)

  • Lee Kang Ho;Park Hyung Moo;Rhee Jin Koo;Koo Kyung Heon
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.42 no.7 s.337
    • /
    • pp.57-62
    • /
    • 2005
  • This paper describes the design of a high performance microwave single pole double throw (SPDT) monolithic microwave integrated circuit switch using GaAs pHEMT process. The switch design proposes a novel coplanar waveguide (CPW) impedance transform network which results in the low insertion loss and high isolation by compensating for the FET parasitics to get the low on-resistance and low off-capacitance. The proposed switch has the measured isolation of better than 24 dB and insertion loss of less than 2.6 dB from 53 to 61 GHz. The chip is fabricated with the size of 2.2mm $\times$ 1.6 mm.

Effective Power/Ground Network Design Techniques to suppress Resonance Effects in High-Speed/High-Density VLSI Circuits (고속/고밀도 VLSI 회로의 공진현상을 감소시키기 위한 효율적인 파워/그라운드 네트워크 설계)

  • Ryu Soon-Keol;Eo Yung-Seon;Shim Jong-In
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.7 s.349
    • /
    • pp.29-37
    • /
    • 2006
  • This paper presents a new analytical model to suppress RLC resonance effects which inevitably occur in power/ground lines due to on-chip decoupling capacitor and other interconnect circuit parasitics (i.e., package inductance, on-chip decoupling capacitor, and output drivers, etc.). To characterize the resonance effects, the resonance frequency of the circuit is accurately estimated in an analytical manner. Thereby, a decoupling capacitor size to suppress the resonance for a suitable circuit operation is accurately determined by using the estimated resonance frequency. The developed novel design methodology is verified by using $0.18{\mu}m$ process-based-HSPICE simulation.

SOP Package Modeling for RFIC (SOP RFIC 패키지 모델링)

  • 이동훈;어영선
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.11
    • /
    • pp.18-28
    • /
    • 1999
  • A new equivalent circuit model of package (SOP, Small Outline Package) is presented for designing radio frequency integrated circuits (RFIC). In the RF region, the paddle of a package does not work as an ideal ground. Further parasitics due to both coupling and loss have a substantial effect on MMIC. The equivalent circuit model and parameter extraction methodology for the electrical characteristics of the package are described by illustrating the SOP type packages. The accuracy of the model is evaluated by comparing the s-parameters of the commercial full-wave solver and those of HSPICE simulation with the circuit model. The proposed model shows an excellent agreement with full-wave analysis up to about 8GHz.

  • PDF

Design and fabrication of Diplexer for Dual-band GSM/DCS Application using High-Q Multilayer Inductors (고품질 적층형 인덕터를 이용한 이중 대역 GSM/DCS 대역 분리용 다이플렉서의 설계 및 제작)

  • Sim, Sung-Hun;Kang, Chong-Yun;Choi, Ji-Won;Yoon, Young-Joong;Yoon, Seok-Jin;Kim, Hyun-Jai
    • Proceedings of the Korea Electromagnetic Engineering Society Conference
    • /
    • 2003.11a
    • /
    • pp.294-298
    • /
    • 2003
  • In this paper, the modeling and design of high-Q multilayer passives have been investigated, and multilayer diplexer for GSM/DCS applications has been designed and fabricated using the passives. To minimize the system, the configuration of a multilayer inductor has involved a square spiral structure. Modeling of a multilayer inductor was performed by the subsystems of distributed components, and using the modeling the optimal structures of the high-Q multilayer inductor could be designed by analyzing parasitics and couplings which affect their frequency characteristics. Multilayer diplexer for GSM/DCS application has been designed and fabricated using LTCC technology. LPF for GSM band had the passband insertion loss of less than 0.55 dB, the return loss of more than 12 dB, and the isolation level of more than 26 dB by locating attenuation pole at 1800 MHz. HPF for DCS band had the passband insertion loss of less than 0.82 dB, the return loss of more than 11 dB, and the isolation level of more than 38 dB by locating attenuation pole at 930 MHz.

  • PDF

Attenuating Effects of N-acetylcysteine (NAC) against Fish Parasiticide-induced Toxicity in Carp Cyprinus carpio (잉어(Cyprinus carpio)에서 어류 구충제에 대한 N-acetylcysteine(NAC)의 독성 저감 효과)

  • Park, Kwan-Ha
    • Korean Journal of Fisheries and Aquatic Sciences
    • /
    • v.44 no.5
    • /
    • pp.484-489
    • /
    • 2011
  • This study examined whether N-acetylcysteine (NAC), a glutathione precursor, could attenuate toxic effects of three fish anti-parasitic agents, trichlorfon, hydrogen peroxide ($H_2O_2$) and formalin, all of which are known to exert side effects through free radical production. Common carp Cyprinus carpio were fed with NAC (approx. 50 mg/kg/day) for 3 consecutive days prior to anti-parasite bathing for a 24 hr period. Mortality rates were examined during this 24 hr bathing period, and selected hematological and biochemical parameters were also assessed at the termination of anti-parasite exposure. The mortality rates and plasma glucose elevations caused by all three anti-parasitics were significantly reduced by NAC pretreatment. Trichlorfon, but not $H_2O_2$ or formalin, elevated plasma levels of aspartatetransaminase (AST) and alanine-transaminase (ALT), and these elevations were attenuated by NAC. There was no change in hematocrit values in any treatment. The results provide evidence for the attenuating effects of NAC against toxicity caused by anti-parasite agents that act through free radical-producing properties. The results found in this study also suggest that NAC may be administered to fish to minimize toxicity in fish parasiticide use.

A Sample Design for Intestinal Parasitic Infection Survey (기생충 감염실태조사를 위한 표본설계)

  • Ryu Jea-Bok;Lee Seung-Joo;Jun Sung-Rae
    • The Korean Journal of Applied Statistics
    • /
    • v.18 no.1
    • /
    • pp.27-41
    • /
    • 2005
  • We made a new sample design for intestinal parasitic infection survey in 2004. We used the 10% sample survey data of 2000 population and housing census as a survey population. Since the infection rates of intestinal parasitics are very low, we applied the relative risk and odds ratio instead of ordinary method such as t-test to study the characteristics from the 1997 survey data. In order to allocate samples to stratum, we used the compromise of Neyman allocation which is the average of three Neyman allocations. And also, we derive estimators and variance estimators of the estimators.